pi6c48545-11 Pericom Semiconductor Corporation, pi6c48545-11 Datasheet
pi6c48545-11
Related parts for pi6c48545-11
pi6c48545-11 Summary of contents
Page 1
... LVDS outputs. The CLK input accepts LVCMOS or LVTTL signals. The outputs are synchronized with input clock during asynchronous assertion /deassertion of CLK_EN pin. PI6C48545-11 is ideal for crystal or LVCMOS/LVTTL to LVDS translation. Typical clock translation and distribution ap- plications are Data Communications and Telecommunications. ...
Page 2
... Description input. When low, selects CLK through Min. Typ. Max Outputs Diasbled: Low Diasbled: High Disabled: Low Disabled: High Enabled Enabled HiZ PI6C48545-11 x input. 0 Units pF KΩ Enabled Enabled HiZ PS8769 06/23/05 ...
Page 3
... T Ambient Temperature A I Power Supply Current CC Enabled Enabled Outputs HIGH LOW Conditions Referenced to GND Referenced to GND Referenced to GND Conditions 3 PI6C48545-11 3.3V Low Skew 1-to-4 Crystal/LVCMOS to LVDS Fanout Buffer Min. Typ. Max. 4.6 -0.5 V +0.5V CC -0.5 V +0.5V CC -65 150 Min. Typ. Max. 3.135 3.3 3.465 -40 85 ...
Page 4
... Crystal/LVCMOS to LVDS Fanout Buffer = 3.135V to 3.465V unless otherwise stated below.) Min Typ 2 V -0.3 -5 -150 Min. Typ. 200 280 0 1.125 1.25 5 -10 -20 ±1 -3.5 -3.5 1.34 0.9 1.06 Typ. Max. Fundamental PI6C48545-11 Max Units +0 0.8 150 5 µA Max. Units 360 mV 40 1.375 +10 µA + 1.6 V Units MHz Ω pF ...
Page 5
... Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com 3.135V to 3.465V) CC Conditions (2) 20% - 80% .169 4.3 .177 4.5 .047 1.20 SEATING Max PLANE .002 0.05 .006 0.15 Package Code L 5 PI6C48545-11 3.3V Low Skew 1-to-4 Crystal/LVCMOS to LVDS Fanout Buffer Min. Typ. Max. 650 0.8 2.2 40 150 100 300 48 52 1000 0.09 .004 0.20 .008 0.45 .018 0.75 .030 ...