sg2567fbd28452-ibq ETC-unknow, sg2567fbd28452-ibq Datasheet - Page 19
![no-image](/images/no-image-200.jpg)
sg2567fbd28452-ibq
Manufacturer Part Number
sg2567fbd28452-ibq
Description
Dram Module Ddr2 Sdram 2gbyte 240fbdimm
Manufacturer
ETC-unknow
Datasheet
1.SG2567FBD28452-IBQ.pdf
(30 pages)
DDR2 I
Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
Europe: 5 Kelvin Park South, Kelvin South, East Kilbride, G75 ORH, United Kingdom • Tel: +44-870-870-8747 • Fax: +44-870-870-8757
Asia/Pacific: Plot 18, Lrg Jelawat 4, Kawasan Perindustrian Seberang Jaya 13700, Prai, Penang, Malaysia • Tel: +604-3992909 • Fax: +604-3992903
I
I
I
I
I
I
CC_ACTIVE_1
DD_ACTIVE_1
CC_ACTIVE_2
DD_ACTIVE_2
CC_TRAINING
DD_TRAINING
I
I
I
I
I
I
CC_IDLE_0
DD_IDLE_0
CC_IDLE_1
DD_IDLE_1
CC_IDLE_2
DD_IDLE_2
Symbol
I
I
CC_L0s
DD_L0s
DD
Specifications and Conditions
Parameter/Condition
Idle current, single or last FBDIMM: L0 state, idle (0 BW);
primary channel enabled, secondary channel disabled, CKE
high; command and address lines stable, DDR2 SDRAM clock
active.
Total Power
Idle current, first FBDIMM: L0 state, idle (0 BW); primary and
secondary channels enabled, CKE high; command and
address lines stable, DDR2 SDRAM clock active.
Total Power
Idle current, DDR2 SDRAM power down: L0 state, idle
(0 BW); primary and secondary channels enabled, CKE low;
command and address lines floated, DDR2 SDRAM clock
active; ODT and CKE driven LOW.
Total Power
Active Power: L0 state; 50% DDR2 SDRAM BW, 67% READ,
33% WRITE; primary and secondary channels enabled, CKE
high; DDR2 SDRAM clock active.
Total Power
Active Power, data pass through: L0 state; 50% DDR2
SDRAM BW to downstream FBDIMM, 67% READ, 33%
WRITE; primary and secondary channels enabled; command
and address lines stable, CKE high; DDR2 SDRAM clock
active.
Total Power
Channel standby: Average power over 42 frames where the
channel enters and exits L0s; DDR2 SDRAM devices idle
(0 BW); CKE low; command and address lines floated; DDR2
SDRAM clock active, ODT and CKE driven LOW.
Total Power
Training: Primary and secondary channels enabled; 100%
toggle on all channel lanes; DDR2 SDRAM devices idle (0 BW);
CKE high, command and address lines stable; DDR2 SDRAM
clock active.
Total Power
SG2567FBD28452-IBQ
Supply
Power
1.5V
1.8V
1.5V
1.8V
1.5V
1.8V
1.5V
1.8V
1.5V
1.8V
1.5V
1.8V
1.5V
1.8V
December 18, 2007
DDR2-
TBD
TBD
TBD
TBD
TBD
TBD
1.63
2.04
6.22
2.67
2.01
7.64
2.84
3.99
11.3
2.81
1.92
3.01
1.72
667
7.6
7.6
Units
W
W
W
W
W
W
W
A
A
A
A
A
A
A
A
A
A
A
A
A
A
19