mt34013 Aeroflex Circuit Technology, mt34013 Datasheet - Page 4
mt34013
Manufacturer Part Number
mt34013
Description
Eight Channel Arinc Decoder
Manufacturer
Aeroflex Circuit Technology
Datasheet
1.MT34013.pdf
(8 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
NOT CSTR and NOT OS must be high during reset but may go low immediately NOT RESET is removed.
NOT CSTR, LOW min = HIGH min = 1.5T for correct operation CO-3, SET UP TIME = 0, HOLD TIME = 2T min
after NOT CSTR goes low.
NOT CSTR is synchronised by
allowing 0.5T settling time for the new state to be established before re-enabling the O/P’s. This ensures that data
I/P’s cannot be internally shorted together when changing from test on one channel to another.
*T =
A single phase clock must be provided by the user with a frequency in the range of 1.25 - 2.0 MH
accommodate all the selectable channel speed options available with the clock at any frequency between these limits.
A 3 bit binary code is allocated in the first word of output data to signify which channel has received a message and is
being accessed.
The positioning of the code is shown in fig 2 and has the form shown below:-
1st output word bit number
12
0
0
0
0
1
1
1
1
1
/
f
11
0
0
1
1
0
0
1
1
= 1 clock cycle time of
10
0
1
0
1
0
1
0
1
VLSI COMPONENTS FOR ARINC 429 DATA TRANSMISSION SYSTEMS
Channel 0
Channel 1
Channel 2
Channel 3
Channel 4
Channel 5
Channel 6
Channel 7
FIG. 1
Ø
IN to give a 0.5T interval strobe pulse. This pulse disables the state decoder O/P’s
Ø
IN.
4
Z
. The chip will
MT34013