ltc6416 Linear Technology Corporation, ltc6416 Datasheet - Page 15

no-image

ltc6416

Manufacturer Part Number
ltc6416
Description
2 Ghz Low Noise Differential 16-bit Adc Buffer
Manufacturer
Linear Technology Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ltc6416CDDB
Manufacturer:
LT
Quantity:
10 000
Part Number:
ltc6416CDDB#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
ltc6416CDDB#PBF/I
Manufacturer:
LT
Quantity:
1 090
Company:
Part Number:
ltc6416IDD#TRPBF
Quantity:
2 500
Part Number:
ltc6416IDDB
Manufacturer:
LT
Quantity:
10 000
Part Number:
ltc6416IDDB#PBF
Manufacturer:
LT
Quantity:
5 000
Part Number:
ltc6416IDDB#TRMPBF
Manufacturer:
Maxim
Quantity:
88
APPLICATIONS INFORMATION
As seen in Table 1, suggested component values for the
fi lter will change for differing IF frequencies.
Table 1.
Output Common Mode Adjustment
The output common mode voltage is set by the V
Because the input common mode voltage is approximately
the same as the output common mode voltage, both are
approximately equal to V
equivalent resistance of 3.8k and can be overdriven by an
external voltage. The V
1.25V on a 3.3V supply and 1.36V on a 3.6V supply. The
output common mode voltage is capable of tracking V
in a range from 0.34V to 2.16V on a 3.3V supply. The V
pin can be fl oated, but it should always be bypassed close
to the LTC6416 with a 0.1μF bypass capacitor to ground.
When interfacing with A/D converters such as the LTC22xx
families, the V
pin of the ADC, as shown in Figure 5.
CLLO and CLHI Pins
The CLLO and CLHI pins are used to set the clamping
voltage for high speed internal circuitry. This circuitry
limits the single-ended minimum and maximum voltage
excursion seen at each of the outputs. This feature is
extremely important in applications with input signals
having very large peak-to-average ratios such as cellular
basestation receivers. If a very large peak signal arrives
at the LTC6416, the voltages applied to the CLLO and
CLHI pins will determine the minimum and maximum
output swing respectively. Once the input signal returns
to the normal operating range, the LTC6416 returns to
linear operation within 5ns. Both CLLO and CLHI are high
impedance inputs. CLLO has an input impedance of 2.3k,
while CLHI has an input impedance of 4.1k. On a 3.3V
supply, CLLO self-biases to 0.25V while CLHI self-biases
FREQUENCY
140MHz
250MHz
30MHz
70MHz
INPUT
CM
pin can be connected to the V
LTC6416 OUTPUT
CM
RESISTORS
CM
pin fl oats to a default voltage of
50Ω
25Ω
25Ω
. The V
CM
pin has a Thevenin
5.6pF/6.8pF/5.6pF
5.6pF/6.8pF/5.6pF
1.5pF/1pF/1.5pF
CAPACITORS
FILTERING
-/-/-
CM
CM
output
pin.
CM
CM
to 2.23V. On a 3.6V supply, CLLO self-biases to 0.265V
while CLHI self-biases to 2.45V. Both CLLO and CLHI pins
should be bypassed with a 0.1μF capacitor as close to the
LTC6416 as possible.
Interfacing the LTC6416 to A/D Converters
The LTC6416 has been specifi cally designed to interface
directly with high speed A/D converters. It is possible
to drive the ADC directly from the LTC6416. In practice,
however, better performance may be obtained by adding
a few external components at the output of the LTC6416.
Figure 5 shows the LTC6416 being driven by a 1:8 trans-
former which provides 9dB of voltage gain while also
performing a single-ended to differential conversion. The
differential outputs of the LTC6416 are lowpass fi ltered,
then drive the differential inputs of the LTC2208 ADC. In
many applications, an anti-alias fi lter like this is desir-
able to limit the wideband noise of the amplifi er. This is
especially true in high performance 16-bit designs. The
minimum recommended network between the LTC6416
and the ADC is simply two 5Ω series resistors, which are
used to help eliminate resonances associated with the
stray capacitance of PCB traces and the stray inductance
of the internal bond wires at the ADC input, and the driver
output pins.
Single-Ended Signals
The LTC6416 has not been designed to convert single-
ended signals to differential signals. A single-ended input
signal can be converted to a differential signal via a balun
connected to the inputs of the LTC6416.
Power Supply Considerations
For best linearity, the LTC6416 should have a positive
supply of V
gered supply voltage clamp. The timing mechanism of the
clamp enables the LTC6416 to withstand ESD events. This
internal clamp is also activated by voltage overshoot and
rapid slew rate on the positive supply V
should not be hot-plugged into a powered socket. Bypass
capacitors of 680pF and 0.1μF should be placed to the V
pin, as close as possible to the LTC6416.
+
= 3.6V. The LTC6416 has an internal edge-trig-
+
LTC6416
pin. The LTC6416
15
6416f
+

Related parts for ltc6416