ltc3220 Linear Technology Corporation, ltc3220 Datasheet - Page 14

no-image

ltc3220

Manufacturer Part Number
ltc3220
Description
360ma Universal 18-channel Led Driver
Manufacturer
Linear Technology Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ltc3220EPF
Manufacturer:
LTNEAR
Quantity:
20 000
Part Number:
ltc3220EPF#PBF
Manufacturer:
LT
Quantity:
5 000
Part Number:
ltc3220EPF#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
ltc3220EPF#TRPBF
Quantity:
24 562
Part Number:
ltc3220EPF-1
Manufacturer:
LT
Quantity:
10 000
Part Number:
ltc3220EPF-1#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
ltc3220EPF1TRPBF
Manufacturer:
MICROCHIP
Quantity:
5 023
Part Number:
ltc3220EUF
Manufacturer:
LT
Quantity:
10 000
Part Number:
ltc3220IPF#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
ltc3220IPF-1#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
LTC3220/LTC3220-1
Bus Speed
The I
400kHz. It has built-in timing delays to ensure correct
operation when addressed from an I
device. It also contains input fi lters designed to suppress
glitches should the bus become corrupted.
Start and Stop Conditions
A bus-master signals the beginning of a communication
to a slave device by transmitting a Start condition.
A Start condition is generated by transitioning SDA from
high to low while SCL is high. When the master has
fi nished communicating with the slave, it issues a Stop
condition by transitioning SDA from low to high while
SCL is high. The bus is then free for communication with
another I
Byte Format
Each byte sent to the LTC3220/LTC3220-1 must be 8 bits
long followed by an extra clock cycle for the Acknowledge
bit to be returned by the LTC3220/LTC3220-1. The data
should be sent to the LTC3220/LTC3220-1 most signifi cant
bit (MSB) fi rst.
OPERATION
14
2
C port is designed to be operated at speeds up to
2
C device.
2
C compliant master
Acknowledge
The Acknowledge signal is used for handshaking between
the master and the slave. An Acknowledge (active low)
generated by the slave (LTC3220/LTC3220-1) lets the mas-
ter know that the latest byte of information was received.
The Acknowledge related clock pulse is generated by the
master. The master releases the SDA line (high) during
the Acknowledge clock cycle. The slave-receiver must pull
down the SDA line during the Acknowledge clock pulse
so that it remains a stable low during the high period of
this clock pulse.
Slave Address
Each version of LTC3220/LTC3220-1 responds to a unique
address which has been factory programmed (Table 1).
The eighth bit of the address byte (R/W) must be 0 for the
LTC3220/LTC3220-1 to recognize the address since it is a
write only device. This effectively forces the address to be
8 bits long where the least signifi cant bit of the address
is 0. If the correct seven bit address is given but the R/W
bit is 1, the LTC3220/LTC3220-1 will not respond.
Table 1. LTC3220/LTC3220-1 Factory Programmed Slave
Address
PART NUMBER
LTC3220-1
LTC3220
SLAVE ADDRESS
0011100
0011101
32201fb

Related parts for ltc3220