mcf52211 Freescale Semiconductor, Inc, mcf52211 Datasheet - Page 34

no-image

mcf52211

Manufacturer Part Number
mcf52211
Description
Mcf5221x 32-bit Microcontroller With Usb On-the-go
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf52211CAE66
Manufacturer:
FREESCAL
Quantity:
700
Part Number:
mcf52211CAE66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf52211CAE66
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mcf52211CAE80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf52211CAF80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf52211CVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf52211CVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Electrical Characteristics
1
2
3
4
5
6
7
8
9
2.8
2.9
GPIO can be configured for certain pins of the QSPI, DDR Control, timer, UART, Interrupt
GPIO mode, the timing specification for these pins is given in
The GPIO timing is met under the following load test conditions:
34
EXTAL input low voltage
PLL lock time
Duty cycle of reference
Frequency un-LOCK range
Frequency LOCK range
CLKOUT period jitter
On-chip oscillator frequency
• External reference
• Peak-to-peak (clock edge to clock edge)
• Long term (averaged over 2 ms interval)
All internal registers retain data at 0 Hz.
Depending on packaging; see
Loss of Reference Frequency is the reference frequency detected internally, which transitions the PLL into self clocked mode.
Self clocked mode frequency is the frequency at which the PLL operates when the reference frequency falls below f
default MFD/RFD settings.
This parameter is characterized before qualification rather than 100% tested.
Proper PC board layout procedures must be followed to achieve specifications.
This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the
synthesizer control register (SYNCR).
Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f
Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise
injected into the PLL circuitry via V
for a given interval.
Based on slow system clock of 40 MHz measured at f
Minimum core speed for USB operation
50 pF / 50 Ω for high drive
25 pF / 25 Ω for low drive
USB Operation
General Purpose I/O Timing
4,7
4, 5, 8 ,9
4
Characteristic
, measured at f
Table
Table 27. PLL Electrical Specifications (continued)
Characteristic
DDPLL
(V
2.
DD
Table 28. USB Operation Specifications
MCF52211 ColdFire Microcontroller, Rev. 1
and V
and V
SYS
Max
SSPLL
DDPLL
and variation in crystal oscillator frequency increase the C
= 2.7 to 3.6 V, V
sys
max.
Table 29
SS
Symbol
V
and
C
f
ILEXT
f
= V
t
f
LCK
t
oco
lpll
UL
jitter
dc
Figure
f
SSPLL
sys_USB_min
Symbol
= 0 V)
5.
–0.75
–1.5
7.84
Min
V
40
SS
and USB
Value
16
Freescale Semiconductor
Max
0.75
8.16
interfaces. When in
500
0.8
1.5
.01
60
10
MHz
Unit
jitter
percentage
sys
% f
LOR
% f
% f
% f
MHz
Unit
.
μs
V
sys
ref
ref
ref
with

Related parts for mcf52211