as1323 austriamicrosystems, as1323 Datasheet - Page 9

• Manufacturer Part Number: as1323
• Description: 1.6?a Ultra-low Quiescent Current, Single Cell, Step-up Converter With Shutdown Output Disconnect - Tsot23-5
• Manufacturer: austriamicrosystems

AS1323
Data Sheet - A p p l i c a t i o n I n f o r m a t i o n
Capacitor Selection
Choose input and output capacitors to supply the input and output peak currents with acceptable
input filter capacitor (C
series resistance (ESR) capacitors are recommended.
Note: Ceramic capacitors have the lowest ESR, but low ESR tantalum or polymer capacitors offer a good balance
Output voltage ripple has two components: variations in the charge stored in the output capacitor with each COIL
pulse, and the voltage drop across the capacitor’s ESR caused by the current into and out of the capacitor:
Where: I
For ceramic capacitors, the output voltage ripple is
capacitor and a 10µH inductor typically provide 75mV of output ripple when stepping up from 1.2V to 3.3V at 50mA.
Low input-to-output voltage differences require higher output capacitor values.
Capacitance and ESR variation of temperature should be considered for best performance in applications with wide
operating temperature ranges.
PC Board Layout Considerations
The AS1323 has been specially designed to be tolerant to PC board parasitic inductances and resistances. However,
to achieve maximum efficiency a careful PC board layout and component selection is vital.
Note: For the optimal performance the IC’s VSS and the ground leads of the input and output capacitors must be
The system robustness guarantees a reliable operation even if those recommendations are not fully applied.
www.austriamicrosystems.com
between cost and performance.
kept less than 5mm apart using a ground plane. In addition, keep all connections to COIL as short as possible.
PEAK
is the peak inductor current.
IN
)
V
reduces peak currents drawn from the battery and improves efficiency. Low equivalent
RIPPLE C
( )
V
≈
V
RIPPLE
1
-- -
2
RIPPLE(ESR)
⋅
⎛
⎝
--------------------------------------------------------------
(
V
= V
OUT
RIPPLE(C)
typically dominated by V
–
= I
Revision 1.02
V
BATT
PEAK
L
+ V
) C
R
⋅
ESR(COUT)
RIPPLE(ESR)
OUT
⎞
⎠
⋅
(
I
PEAK
RIPPLE(C)
2
–
I
OUT
. For example, a
2
)
voltage ripple. The
10µF ceramic
(EQ 4)
(EQ 5)
(EQ 6)
9 - 13