ad5066bruz-1reel7 Analog Devices, Inc., ad5066bruz-1reel7 Datasheet - Page 18

• Manufacturer Part Number: ad5066bruz-1reel7
• Description: Fully Accurate 16-bit Unbuffered Vout Dac Spi Interface 2.7 V To 5.5 V In A Tssop
• Manufacturer: Analog Devices, Inc.

AD5066
MICROPROCESSOR INTERFACING
AD5066 to Blackfin® ADSP-BF53X Interface
Figure 10 shows a serial interface between the AD5066 and the
Black fin ADSP-BF53X
processor family incorporates two dual-channel synchronous
serial ports, SPORT1 and SPORT0, for serial and
multiprocessor communications. Using SPORT0 to connect to
the AD5066, the setup for the interface is as follows: DT0PRI
drives the DIN pin of the AD5066, while TSCLK0 drives the
SCLK of the parts. The SYNC is driven from TFS0.
AD5066 to 68HC11/68L11 Interface
Figure 11 shows a serial interface between the AD5066 and the
68HC11/68L11 microcontroller. SCK of the 68HC11/68L11
drives the SCLK of the AD5066, and the MOSI output drives
the serial data line of the DAC.
The SYNC signal is derived from a port line (PC7). The setup
conditions for correct operation of this interface are as follows:
The 68HC11/68L11 is configured with its CPOL bit as 0, and its
CPHA bit as 1. When data is being transmitted to the DAC, the
SYNC line is taken low (PC7). When the 68HC11/ 68L11 is
configured as described previously, data appearing on the MOSI
output is valid on the falling edge of SCK. Serial data from the
68HC11/68L11 is transmitted in 8-bit bytes with only eight
falling clock edges occurring in the transmit cycle. Data is
transmitted MSB first. To load data to the AD5066, PC7 is left
low after the first eight bits are transferred, and a second serial
write operation is performed to the DAC. PC7 is taken high at
the end of this procedure.
1
1
ADDITIONAL PINS OMITTED FOR CLARITY.
68HC11/68L11
ADDITIONAL PINS OMITTED FOR CLARITY.
ADSP-BF53x
Figure 10. AD5066 to Blackfin ADSP-BF53X Interface
Figure 11. AD5066 to 68HC11/68L11 Interface
TSCLK0
DTOPRI
TFS0
MOSI
SCK
PC7
microprocessor. The ADSP-BF53X
1
1
SYNC
DIN
SCLK
AD5066
SYNC
SCLK
DIN
AD5066
1
1
Rev. PrB | Page 18 of 20
AD5066 to 80C51/80L51 Interface
Figure 12 shows a serial interface between the AD5066 and the
80C51/80L51 microcontroller. The setup for the interface is as
follows: TxD of the 80C51/ 80L51 drives SCLK of the AD5066,
and RxD drives the serial data line of the part. The SYNC signal
is again derived from a bit-programmable pin on the port. In this
case, Port Line P3.3 is used. When data is to be transmitted to the
AD5066, P3.3 is taken low. The 80C51/80L51 transmit data in
8-bit bytes only; thus, only eight falling clock edges occur in the
transmit cycle. To load data to the DAC, P3.3 is left low after the
first eight bits are transmitted, and a second write cycle is
initiated to transmit the second byte of data. P3.3 is taken high
following the completion of this cycle. The 80C51/80L51 output
the serial data in a format that has the LSB first. The AD5066
must receive data with the MSB first. The 80C51/80L51 transmit
routine should take this into account.
AD5066 to MICROWIRE Interface
Figure 13 shows an interface between the AD5066 and any
MICROWIRE-compatible device. Serial data is shifted out on the
falling edge of the serial clock and is clocked into the
AD5025/45/65 on the rising edge of the SCLK.
1
ADDITIONAL PINS OMITTED FOR CLARITY.
1
80C51/80L51
ADDITIONAL PINS OMITT ED FOR CLARITY.
MICROWIRE
Figure 13. AD5066/45/654 to MICROWIRE Interface
Figure 12. AD5066 to 80C512/80L51 Interface
Preliminary Technical Data
P3.3
RxD
TxD
SO
CS
SK
1
1
SYNC
DIN
SCLK
SYNC
SCLK
DIN
AD5066
AD5066
1