cs4223 Cirrus Logic, Inc., cs4223 Datasheet - Page 22

no-image

cs4223

Manufacturer Part Number
cs4223
Description
24-bit, 105 Db Codecs With Volume Control
Manufacturer
Cirrus Logic, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS4223
Manufacturer:
NS
Quantity:
13
Part Number:
cs4223-BS
Quantity:
8
Part Number:
cs4223-BS
Manufacturer:
CRYSTAL
Quantity:
20 000
Part Number:
cs4223-BSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
cs4223-DS
Manufacturer:
CIRRUS
Quantity:
3 400
Part Number:
cs4223-DS
Manufacturer:
CRYSTRL
Quantity:
20 000
Part Number:
cs4223-DSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
cs4223-KS
Quantity:
5
Part Number:
cs4223-KS
Manufacturer:
EUPEC
Quantity:
32
Part Number:
cs4223-KS
Manufacturer:
CRYSTAL
Quantity:
20 000
7. PIN DESCRIPTIONS — CS4224
22
NC
XTI, XTO
LRCK
SCLK
VD
DGND
1,14,15, 28 No Connect - These pins are not connected internally and should be tied to DGND to mini-
2,3
4
5
6
7
mize noise coupling.
Crystal Connections (Input/Output) - Input and output connections for the crystal used to
clock the CS4224. Alternatively a clock may be input into XTI. This is the clock source for the
delta-sigma modulator and digital filters. The frequency of this clock must be either 256x, 384x,
or 512x Fs. The default XTI setting in Master Mode is 256x, but this may be changed to 384x
or 512x through the Control Port.
Left/Right Clock (Input) - Determines which channel is currently being input/output of the
serial audio data pins SDIN/SDOUT. The frequency of the Left/Right clock must be equal to the
input sample rate. Although the outputs for each ADC channel are transmitted at different
times, Left/Right pairs represent simultaneously sampled analog inputs. The required relation-
ship between the left/right clock, serial clock and serial data is defined by the DSP Port Mode
(05h) register. The options are detailed in Figures 8 - 11.
Serial Data Clock (Input) - Clocks the individual bits of the serial data into the SDIN pin and
out of the SDOUT pin. The required relationship between the left/right clock, serial clock and
serial data is defined by the DSP Port Mode (05h) register. The options are detailed in Figures
8 - 11.
Digital Power (Input) - Positive power supply for the digital section. Typically 5.0 VDC.
Digital Ground (Input) - Digital ground for the digital section.
Fs (kHz)
44.1
32
48
SCL/CCLK
SDA/CDIN
AD0/CS
SDOUT
Table 5. Common Clock Frequencies
DGND
LRCK
SCLK
SDIN
XTO
XTI
NC
NC
VD
VL
11.2896
12.2880
8.1920
256x
1
2
3
4
5
6
7
8
9
10
11
12
13
14
CS4224
28
27
26
25
24
23
22
21
20
19
18
17
16
15
XTI (MHz)
12.2880
16.9344
18.4320
NC
RST
AOUTL-
AOUTL+
AOUTR+
AOUTR-
AGND
VA
AINL+
AINL-
I2C/SPI
AINR+
AINR-
NC
384x
16.3840
22.5792
24.5760
512x
CS4223 CS4224
DS290F1

Related parts for cs4223