sm5953a Nippon Precision Circuits Inc, (NPC), sm5953a Datasheet
sm5953a
Related parts for sm5953a
sm5953a Summary of contents
Page 1
... OVERVIEW The SM5953A is a dedicated surround effects processor LSI that has a function that adds surround effects to digital audio signals. The surround effects can be varied continuously from the microcontroller interface. It also features a built-in power-down function for low power dissipation in standby mode. FEATURES ...
Page 2
... Bit clock output (48fs fixed ZLRCK O Word clock output CMOS input output Schmitt input, Isd = Schmitt input with pull-down 2. Outputs are pulled-down when PDN = LOW or RSTN = LOW SM5953A YLRCK YSCK YSRDATA Input Interface Processing Block Sequencer Surround Processing Microcontroller ...
Page 3
... All outputs unloaded, system clock frequency 0.8V = 1.875V 0. Note. See pin classification table below. <Pin classification> Symbol Class (*1) Inputs (*2) Schmitt inputs (*3) Inputs with pull-down (*4) Outputs with pull-down SM5953A Symbol STG Symbol OPR Symbol Condition I (* ...
Page 4
... System clock (CLK) Parameter Clock pulse cycle time HIGH-level clock pulsewidth LOW-level clock pulsewidth Clock pulse duty CLK Reset (RSTN) Parameter RSTN pulsewidth the system clock cycle time of 59ns (typ). CY RSTN SM5953A Symbol Condition 59ns CWH 59ns CWL ...
Page 5
... YSCK pulse cycle time YSCK HIGH-level pulsewidth YSCK LOW-level pulsewidth YSRDATA setup time YSRDATA hold time Last YSCK rising edge → YLRCK edge YLRCK edge → first YSCK rising edge YLRCK YSCK YSRDATA SM5953A Symbol Condition t YLCY t YSCY t YSCWH t YSCWL t YSRS ...
Page 6
... YMDATA setup time YMDATA hold time YMLD LOW-level pulsewidth YMLD setup time YMLD hold time Rise time Fall time the system clock cycle time of 59ns (typ). CY YMDATA YMCLK YMLD YMCLK YMDATA YMLD SM5953A Symbol Condition t MCY t MCWH t MCWL t MDS t MDH t MLWL t ...
Page 7
... ZLRCK LOW-level pulsewidth ZSCK pulse cycle time ZSCK HIGH-level pulsewidth ZSCK LOW-level pulsewidth ZSCK output delay ZLRCK output delay ZSRDATA output delay the system clock cycle time of 59ns (typ). CY CLK ZLRCK ZSCK ZSRDATA SM5953A Symbol Condition t ZLCY t ZLCWH t ZLCWL t ZSCY t ZSCWH t ...
Page 8
... FUNCTIONAL DESCRIPTION Surround Function The SM5953A adds reflected sound components, internally delayed signals stored in SRAM, to the raw data direct sound components in order to achieve surround sound effects. The and L − R reflected sound components are read out from the address determined by the delay scaling value set over the microcontroller interface, multiplied by a gain factor likewise set over the microcontroller interface, and then added to the direct sound components ...
Page 9
... Microcontroller Interface (YMDATA, YMCLK, YMLD) The SM5953A is controlled using commands issued over the microcontroller interface. Command format Commands from the microcontroller are input in bit serial format over a 3-wire interface comprising a data input (YMDATA), bit clock (YMCLK), and load signal latch enable input (YMLD). The write command for- mat for commands shown below ...
Page 10
... Test mode setting (set LOW for normal operation) D2 TEST2 Test mode setting (set LOW for normal operation) D1 TEST1 Test mode setting (set LOW for normal operation) D0 TEST0 Test mode setting (set LOW for normal operation) SM5953A Description 1 Description Description Description SEIKO NPC CORPORATION —10 Default 1 0 ...
Page 11
... Consequently, the system outputs should be muted. System Reset (RSTN Pin) At power-ON, the SM5953A must be reset. The device is reset by applying a LOW-level pulse on the RSTN input. When the supply voltage is stable and the YLRCK, YSCK, CLK clocks are stable, system reset is released by taking RSTN from LOW to HIGH ...
Page 12
... YSCK (48fs) YSRDATA 1 2 Figure 1. 16-bit MSB-first right-justified (BCKI = 32fs to 64fs) Output Timing (ZLRCK, ZSCK, ZSRDATA) ZLRCK (fs) ZSCK (48fs) ZSRDATA 1 2 Figure 2. 16-bit MSB-first right-justified (BCKI = 48fs fixed) SM5953A Lch 1516 Lch 1516 Rch 1 2 1516 Rch 1 2 1516 SEIKO NPC CORPORATION — ...
Page 13
... TYPICAL APPLICATION CIRCUIT Typical Connection Microcontroller CD DSP D/A Converter SM5953A SM5953 YMDATA YMCLK YMLD PDN YSCK YLRCK YSRDATA ZSCK ZLRCK ZSRDATA CLK RSTN THRUN TMOD SEIKO NPC CORPORATION —13 ...
Page 14
... Customers are requested not to export or re-export, directly or indirectly, the Products to any country or any entity not in compliance with or in violation of the national export administration laws, treaties, orders and regulations. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies. SM5953A SEIKO NPC CORPORATION 15-6, Nihombashi-kabutocho, Chuo-ku, ...