sc2544 Semtech Corporation, sc2544 Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/5/596/semtech_corporation_sml.jpg)
sc2544
Manufacturer Part Number
sc2544
Description
Sc2544 High Performance Wide Input Range Dual Synchronous Buck Controller
Manufacturer
Semtech Corporation
Datasheet
1.SC2544.pdf
(24 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
sc25448P
Manufacturer:
HYUNDAI
Quantity:
5 510
Part Number:
sc25448P
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Over Current Protection (OCP)
Over Current Protection (OCP)
Over Current Protection (OCP)
When OCP is tripped, both high side and low side
MOSFETs will be turned off and this condition is
latched. At the same time, the soft start cap will
be discharged by the internal current source of
15uA. When the Vss drops bellow 0.65V, the DRVL
pin will go high again.
To avoid switching noise during the phase node
commutation, a 100nS blanking time is built in
after the low side MOSFET is turned on, as shown in
Fig. 3.
Over Current Protection (OCP)
Over Current Protection (OCP)
POWER MANAGEMENT
Applications Information (Cont.)
The inductor current is sensed by using the low side
MOSFET R
on, the OCP comparator starts monitoring the
voltage drop across the MOSFET. The OCP trip
level is programmed by the resistor from the ILIM
pin to the phase node. There is an internal current
source that flows out of the ILIM pin which will
generate a voltage drop on the setting resistor.
When the sum of the setting resistor voltage and
the MOSFET drain to source voltage is less then
zero, the OCP condition will be flagged. This
functionality is depicted in Figure 2.
The following formula is used to set the OCP level
2005 Semtech Corp.
Figure 2. Block diagram of over current
OCP
ds(on)
10
Out
µ ×
. After low side MOSFET is turned
A R
+
-
protection.
10uA
VCC
ILIM
=
ILIM
DRVL
DRVH
I
L PEAK
_
×
R
DS ON
(
)
OUTPUT
9
U U U U U nder V
Ov
Ov
P P P P P o o o o o w w w w w er Good Output
The UVLO circuitry monitors Vcc and the soft start
begins once Vcc ramps up above 4.5V. There is a
built in 200mV hysteresis for the UVLO ramp down
threshold. The gate driver output will be in “tri-
state” (both high side and low side MOSFET off)
once Vcc ramps down bellow 4.2V (typical), and the
soft start cap will be discharged by internal 15uA
current sink.
Ov
Ov
Over V
The OVP circuitry monitors the feedback voltages,
If either feedback voltage exceeds 0.89V, the OVP
condition is registered. Under this condition, the
DRVH pins will be pulled low, and the DRVL pins will
be pulled high. This will create a “crow bar” condi-
tion for the input power rail in case the high side
MOSFET is failed short. The crow bar operation
may trip the input supply to prevent the load from
seeing more voltage.
The power good is an open collector output. The
PWRGD pin is pulled low at start up if any of the
two feedback voltages below 90% of its regulation
level. The ramp down threshold of the signal is 80%
of the regulation target. External pull up is re-
quired for the PWRGD pin, and the pull up resistor
should be chosen such that the pin does not sink
more than 2mA when PWRGD is low.
nder V
nder V
nder Voltage Lock Out (UVL
nder V
er V
er V
er Voltage Pr
er V
er Good Output
er Good Output
T G
T G
er Good Output
er Good Output
Figure 3. OCP comparator timing chart.
I
I
L
L
oltage Pr
oltage Pr
oltage Pro o o o o t t t t t ection (O
oltage Pr
oltage Lock Out (UVL
oltage Lock Out (UVLO) O) O) O) O)
oltage Lock Out (UVL
oltage Lock Out (UVL
100n S
100n S
B lan kin g
B lan kin g
ection (O
ection (O
ection (OVP)
ection (O
O C P A ctive
O C P A ctive
VP)
VP)
VP)
VP)
www.semtech.com
SC2544