si4420 Silicon Laboratories, si4420 Datasheet - Page 4
![no-image](/images/no-image-200.jpg)
si4420
Manufacturer Part Number
si4420
Description
Si4420 Universal Ism Band Fsk Transceiver
Manufacturer
Silicon Laboratories
Datasheet
1.SI4420.pdf
(32 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI4420
Manufacturer:
SI
Quantity:
20 000
Company:
Part Number:
si4420-D1-FT
Manufacturer:
SILICON
Quantity:
1 300
Company:
Part Number:
si4420-F1-FTR
Manufacturer:
SILICON
Quantity:
275
Part Number:
si4420-F1-FTR
Manufacturer:
SILICONLABS/芯科
Quantity:
20 000
Part Number:
si4420BDY-T1-E3
Manufacturer:
VISHAY/威世
Quantity:
20 000
Company:
Part Number:
si4420BDY-T1-GE3
Manufacturer:
Intersil
Quantity:
585
Part Number:
si4420BDY-TI-E3
Manufacturer:
VISHAY/威世
Quantity:
20 000
Company:
Part Number:
si4420DY
Manufacturer:
ST
Quantity:
16 000
Part Number:
si4420DY
Manufacturer:
VISHAY/威世
Quantity:
20 000
Company:
Part Number:
si4420DY-E3
Manufacturer:
VISHAY
Quantity:
1 902
PACKAGE PIN DEFINITIONS
Pin type key: D=digital, A=analog, S=supply, I=input, O=output, IO=input/output
Note: The actual mode of the multipurpose pins (pin 6 and 7) is determined by the TX/RX data I/O settings of the transceiver.
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Name
SDI
SCK
nSEL
SDO
nIRQ
FSK
DATA
nFFS
DLCK
CFIL
FFIT
CLK
XTL
REF
nRES
VSS
RF2
RF1
VDD
ARSSI
nINT
VDI
Type
DI
DI
DI
DO
DO
DI
DO
DI
DO
AIO
DO
DO
AIO
AIO
DIO
S
AIO
AIO
S
AO
DI
DO
Function
Data input of the serial control interface
Clock input of the serial control interface
Chip select input of the serial control interface (active low)
Serial data output with bus hold (tri-state)
Interrupt request output (active low)
Transmit FSK data input
Received data output (FIFO not used)
FIFO select input (active low) In FIFO mode, when bit ef is set in Configuration Setting Command
Received data clock output (Digital filter used, FIFO not used)
External data filter capacitor connection (Analog filter used)
FIFO interrupt (active high) Number of the bits in the RX FIFO that reach the preprogrammed limit
In FIFO mode, when bit ef is set in Configuration Setting Command
Microcontroller clock output
Crystal connection (the other terminal of crystal to VSS) or external reference input
External reference input. Use 33 pF series coupling capacitor
Open drain reset output with internal pull-up and input buffer (active low)
Ground reference voltage
RF differential signal input/output
RF differential signal input/output
Positive supply voltage
Analog RSSI output
Interrupt input (active low)
Valid data indicator output
Si4420
4