si5540 Silicon Laboratories, si5540 Datasheet - Page 7

no-image

si5540

Manufacturer Part Number
si5540
Description
Siphy Oc-192/stm-64 Transmitter - Silicon Laboratories
Manufacturer
Silicon Laboratories
Datasheet
Table 3. AC Characteristics (TXCLK16OUT, TXCLK16IN, TXCLKOUT, TXDIN, TXDOUT)
(V
Table 4. AC Characteristics (Clock Multiplier Characteristics)
(V
Parameter
TXCLKOUT Frequency
TXCLKOUT Duty Cycle
Output Rise Time
(TXCLKOUT, TXDOUT)
Output Fall Time
(TXCLKOUT, TXDOUT)
TXCLKOUT Setup to TXDOUT
TXCLKOUT Hold From TXDOUT
Output Return Loss
TXCLK16OUT Frequency
TXCLK16OUT Duty Cycle
TXCLK16OUT Rise & Fall Times
TXDIN Setup to TXCLK16IN
TXDIN Hold from TXCLK16IN
TXCLK16IN Frequency
TXCLK16IN Duty Cycle
TXCLK16IN Rise & Fall Times
Parameter
Jitter Generation—Deterministic
Jitter Generation—Random
Jitter Transfer Bandwidth
Jitter Transfer Peaking
Acquisition Time
Input Reference Clock Frequency
Input Reference Clock Duty
Cycle
Input Reference Clock Frequency
Tolerance
Note: Bellcore specifications: GR-1377-CORE, Issue 5, December 1998.
DD =
DD
= 1.8 V ±5%, T
1.8 V ±5%, T
A
A
= –40°C to 85°C)
= –40°C to 85° C)
J
Symbol
J
Symbol
RC
RC
GEN(RMS)
f
f
RC
f
t
t
t
t
DET(PP)
CLKIN
CLKIN
clkout
DHIN
R
DSIN
R
J
t
t
T
t
t
su
hd
, t
, t
R
F
BW
FREQ
DUTY
AQ
TOL
F
F
Preliminary Rev. 0.31
400 kHz–10 GHz
10 GHz–16 GHz
tch/tcp, Figure 2
tch/tcp, Figure 2
tch/tcp, Figure 2
Test Condition
Test Condition
Valid REFCLK
REFRATE = 1
REFRATE = 0
BWSEL = 0
BWSEL = 1
Figure 3
Figure 3
Figure 2
Figure 2
Figure 2
PRBS-23
–100
TBD
TBD
Min
Min
100
100
45
25
25
40
40
40
0.020
0.005
9.95
0.05
Typ
622
622
Typ
622
155
25
25
15
TBD
TBD
Max
10.7
Max
Si5540
667
300
300
300
667
300
667
167
100
0.1
12
50
20
60
55
60
60
UI
MHz
MHz
UI
MHz
MHz
Unit
GHz
Unit
ppm
kHz
kHz
ms
dB
dB
dB
ps
ps
ps
ps
ps
ps
ps
ps
%
%
%
RMS
%
PP
7

Related parts for si5540