ds2482-101 Maxim Integrated Products, Inc., ds2482-101 Datasheet - Page 4

no-image

ds2482-101

Manufacturer Part Number
ds2482-101
Description
Single-channel 1-wire Master With Sleep Mode
Manufacturer
Maxim Integrated Products, Inc.
Datasheet
Single-Channel 1-Wire Master with Sleep Mode
ELECTRICAL CHARACTERISTICS (continued)
(V
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Note 8:
Note 9:
Note 10: Guaranteed by design and not production tested.
Note 11: All I
4
Low-Level Output Voltage at
3mA Sink Current
Output Fall Time from V
V
from 10pF to 400pF
Pulse Width of Spikes That Are
Suppressed by the Input Filter
Input Current Each Input/Output
Pin with an Input Voltage
Between 0.1 x V
0.9 x V
Input Capacitance
SCL Clock Frequency
Hold Time (Repeated) START
Condition (After this period, the
first clock pulse is generated.)
Low Period of the SCL Clock
High Period of the SCL Clock
Setup Time for a Repeated
START Condition
Data Hold Time
Data Setup Time
Setup Time for STOP Condition
Bus Free Time Between a STOP
and START Condition
Capacitive Load for Each Bus
Line
Oscillator Warmup Time
CC
IL(MAX)
_______________________________________________________________________________________
= 2.9V to 5.5V, T
CC(MAX)
with a Bus Capacitance
PARAMETER
Operating current with 1-Wire write-byte sequence followed by continuously reading the Status Register at 400kHz in overdrive.
With standard speed, the total capacitive load of the 1-Wire bus should not exceed 1nF. Otherwise, the passive pullup on
threshold V
not exceed 300pF.
Active pullup guaranteed to turn on between V
Active or resistive pullup choice is configurable.
Except for t
these parameters is found to be off the typical value, it is safe to assume that all these parameters deviate from their typi-
cal value in the same direction and by the same degree.
These values apply at full load, i.e., 1nF at standard speed and 0.3nF at overdrive speed. For reduced load, the pulldown
slew rate is slightly faster.
Fall time high-to-low (t
Presence-pulse masking only applies to standard speed.
I
sleep mode.
2
C communication should not take place for the max t
2
C timing values are referred to V
CC(MAX)
IL1
A
F1
= -40°C to +85°C.)
, all 1-Wire timing specifications and t
IH(MIN)
may not be reached in the available time. With overdrive speed, the capacitive load on the 1-Wire bus must
and
to
F1
) is derived from PD
SYMBOL
t
t
t
OSCWUP
t
t
t
HD:STA
HD:DAT
SU:STO
SU:STA
SU:DAT
t
t
f
HIGH
t
V
LOW
t
t
SCL
BUF
C
C
OF
SP
OL
I
I
B
I
IH(MIN)
SDA and SCL pins only
(Notes 12, 13)
(Note 12)
(Notes 14, 15)
(Note 16)
(Note 17)
(Note 9)
SRC
and V
IL1(MAX)
, referenced from 0.9 x V
IL(MAX)
APUOT
CONDITIONS
OSCWUP
and V
levels.
are derived from the same timing circuit. Therefore, if one of
IH1(MIN)
or t
SWUP
.
CC
time following a power-on reset or a wakeup from
to 0.1 x V
CC
MIN
250
-10
0.6
1.3
0.6
0.6
0.6
1.3
60
0
.
TYP
MAX
+10
250
400
400
100
0.4
0.9
50
10
UNITS
kHz
μA
ns
ns
pF
μs
μs
μs
μs
μs
ns
μs
μs
pF
μs
V

Related parts for ds2482-101