MX29LV040 Macronix, MX29LV040 Datasheet - Page 9
![no-image](/images/no-image-200.jpg)
MX29LV040
Manufacturer Part Number
MX29LV040
Description
4M-Bit CMOS Single Voltage 3V Flash Memory
Manufacturer
Macronix
Datasheet
1.MX29LV040.pdf
(48 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MX29LV040CQC-70G
Manufacturer:
MXIC
Quantity:
1 831
Company:
Part Number:
MX29LV040CQC-70G.
Manufacturer:
MXIC
Quantity:
1 437
Company:
Part Number:
MX29LV040CQI-55G
Manufacturer:
MXIC
Quantity:
6 000
Company:
Part Number:
MX29LV040CQI-70G
Manufacturer:
MXIC
Quantity:
5 530
Part Number:
MX29LV040CQI-70G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Company:
Part Number:
MX29LV040CQI-90G
Manufacturer:
MXIC
Quantity:
5 530
Part Number:
MX29LV040CT2I-70G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Part Number:
MX29LV040CTC-70
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Part Number:
MX29LV040CTI-70G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Part Number:
MX29LV040QI-70
Manufacturer:
MX
Quantity:
20 000
SILICON-ID-READ COMMAND
Flash memories are intended for use in applications where
the local CPU alters memory contents. As such, manu-
facturer and device codes must be accessible while the
device resides in the target system. PROM program-
mers typically access signature codes by raising A9 to
a high voltage (VID). However, multiplexing high volt-
age onto address lines is not generally desired system
design practice.
The MX29LV040 contains a Silicon-ID-Read operation
to supple traditional PROM programming methodology.
The operation is initiated by writing the read silicon ID
command sequence into the command register. Fol-
lowing the command write, a read cycle with A1=VIL,
A0=VIL retrieves the manufacturer code of C2H. A read
cycle with A1=VIL, A0=VIH returns the device code of
4FH for MX29LV040.
SET-UP AUTOMATIC CHIP/SECTOR ERASE
COMMANDS
Chip erase is a six-bus cycle operation. There are two
"unlock" write cycles. These are followed by writing the
"set-up" command 80H. Two more "unlock" write cy-
cles are then followed by the chip erase command 10H.
TABLE 5. EXPANDED SILICON ID CODE
P/N:PM0722
Pins
Manufacture code
Device code
Sector Protection Verification VIL VIH
A0
VIL VIL
VIH VIL
A1
Q7
X
0
0
Q6 Q5 Q4
1
1
0
9
0
0
0
The Automatic Chip Erase does not require the device
to be entirely pre-programmed prior to executing the Au-
tomatic Chip Erase. Upon executing the Automatic Chip
Erase, the device will automatically program and verify
the entire memory for an all-zero data pattern. When the
device is automatically verified to contain an all-zero
pattern, a self-timed chip erase and verify begin. The
erase and verify operations are completed when the data
on Q7 is "1" at which time the device returns to the
Read mode. The system is not required to provide any
control or timing during these operations.
When using the Automatic Chip Erase algorithm, note
that the erase automatically terminates when adequate
erase margin has been achieved for the memory array(no
erase verification command is required).
If the Erase operation was unsuccessful, the data on
Q5 is "1"(see Table 6), indicating the erase operation
exceed internal timing limit.
The automatic erase begins on the rising edge of the
last WE# or CE# pulse, whichever happens first in the
command sequence and terminates when the data on
Q7 is "1" and the data on Q6 stops toggling for two con-
secutive read cycles, at which time the device returns
to the Read mode.
0
0
0
Q3 Q2 Q1 Q0 Code (Hex)
0
0
1
0
1
0
1
1
0
MX29LV040
0
1
0
C2H
4FH
00H (Unprotected)
REV. 1.3, DEC. 20, 2004