LTC4222 Linear Technology, LTC4222 Datasheet - Page 22

no-image

LTC4222

Manufacturer Part Number
LTC4222
Description
Dual Hot Swap Controller
Manufacturer
Linear Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LTC4222CG
Manufacturer:
LT/凌特
Quantity:
20 000
Part Number:
LTC4222CG#PBF
Manufacturer:
Linear Technology
Quantity:
135
Part Number:
LTC4222CG#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC4222CUH
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC4222CUH#PBF
Manufacturer:
Linear Technology
Quantity:
135
Part Number:
LTC4222CUH#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC4222IG
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC4222IG#PBF
Manufacturer:
Linear Technology
Quantity:
135
Part Number:
LTC4222IUH
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC4222IUH#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
www.DataSheet4U.com
LTC4222
APPLICATIONS INFORMATION
alert, it acknowledges this address by broadcasting its
address and releasing the ALERT pin.
Acknowledge
The acknowledge signal is used in handshaking between
transmitter and receiver to indicate that the last byte of
data was received. The transmitter always releases the
SDA line during the acknowledge clock pulse. When the
slave is the receiver, it pulls down the SDA line so that it
remains LOW during this pulse to acknowledge receipt
of the data. If the slave fails to acknowledge by leaving
SDA high, then the master may abort the transmission by
generating a STOP condition. When the master is receiving
data from the slave, the master pulls down the SDA line
during the clock pulse to indicate receipt of the data. After
the last byte has been received the master leaves the SDA
line HIGH (not acknowledge) and issues a stop condition
to terminate the transmission.
Write Protocol
The master begins communication with a START con-
dition followed by the seven bit slave address and the
R/W bit set to zero, as shown in Figure 7. The addressed
22
Figure 7. LTC4222 Serial Bus SDA Write Byte Protocol
SDA
SCL
S
FROM MASTER TO SLAVE
FROM SLAVE TO MASTER
ADDRESS
a7:a0
CONDITION
START
S
W
0
A
0
ADDRESS
a6 - a0
COMMAND
1 - 7
b7:b0
A: ACKNOWLEDGE (LOW)
A: NOT ACKNOWLEDGE (HIGH)
R: READ BIT (HIGH)
W: WRITE BIT (LOW)
S: START CONDITION
P: STOP CONDITION
A
0
R/W
8
b7:b0
DATA
Figure 6. Data Transfer Over I
4222 F07
ACK
A P
0
9
1 - 7
b7 - b0
DATA
LTC4222 acknowledges this and then the master sends
a command byte which indicates which internal register
the master wishes to write. The LTC4222 acknowledges
this and then latches the lower three bits of the command
byte into its internal Register Address pointer. The master
then delivers the data byte and the LTC4222 acknowledges
once more and latches the data into its control register.
The transmission is ended when the master sends a STOP
condition. If the master continues sending a second data
byte, as in a Write Word command, the second data byte
is acknowledged by the LTC4222 but ignored, as shown
in Figure 8.
Read Protocol
The master begins a read operation with a START con-
dition followed by the seven bit slave address and the
R/W bit set to zero, as shown in Figure 9. The addressed
LTC4222 acknowledges this and then the master sends
a command byte which indicates which internal register
the master wishes to read. The LTC4222 acknowledges
this and then latches the lower three bits of the command
byte into its internal Register Address pointer. The master
then sends a repeated START condition followed by the
8
S
S
Figure 8. LTC4222 Serial Bus SDA Write Word Protocol
Figure 9. LTC4222 Serial Bus SDA Read Byte Protocol
2
ADDRESS
ADDRESS
C or SMBus
a7:a0
a7:a0
ACK
9
W
W
0
0
A
A
0
0
1 - 7
COMMAND
COMMAND
b7 - b0
DATA
b7:b0
b7:b0
8
A
A
0
0
S
b7:b0
DATA
ACK
9
ADDRESS
a7:a0
A
0
CONDITION
X X X X X X X X
STOP
R A
1 0
P
DATA
4222 F06
DATA
b7:b0 1
A P
0
A P
4222 F08
4222 F09
4222f

Related parts for LTC4222