LTC3209-2 Linear Technology, LTC3209-2 Datasheet - Page 14

• Manufacturer Part Number: LTC3209-2
• Description: 600mA Main/Camera LED Controller
• Manufacturer: Linear Technology

www.DataSheet4U.com
14
REGB, CAMERA LED 4-Bit High and 4-Bit Low DAC Data
I
The LTC3209-1/LTC3209-2 communicates with a host
(master) using the standard I
Timing Diagram (Figure 5) shows the timing relationship
of the signals on the bus. The two bus lines, SDA and SCL,
must be high when the bus is not in use. External pull-up
resistors or current sources, such as the LTC1694 SMBus
accelerator, are required on these lines.
The LTC3209-1/LTC3209-2 is a receive-only (slave)
device.
LTC3209-1/LTC3209-2
OPERATIO
REGA, MAIN LED 8-Bit DAC Data
REGC, AUX Data and Option Byte
DAUX0
DAUX1
Drop2ms
Scamhilo
Dth1
Dth2
Force1p5
Force2x
2
CAM D3
C Interface
MAIN D7
Force2x
MSB
MSB
MSB
B7
C7
A7
1
0
1
0
0
0
1
0
1
0
MAIN D6
Force1p5
CAM D2
A6
C6
AUX DAC Data (LSB)
AUX DAC Data (MSB)
Changes Dropout Time from 150ms to 2ms
Dropout Time is 150ms Unless CAMHL is Enabled and High
Selects CAM High Register, Disables CAMHL Pin
Selects CAM Low Register, Enables CAMHL Pin
Must Always be 0 (Test Mode)
Must Always be 0 (Test Mode)
Forces Charge Pump into 1.5x Mode, CPO Regulates at 4.6V
Enables Mode Logic to Control Mode Changes Based on Dropout Signal
Forces Charge Pump into 2x Mode, Overrides Force1p5 Signal, CPO Regulates at 5.1V
Enables Mode Logic to Control Mode Changes Based on Dropout Signal
B6
U
HIGH BITS
MAIN D5
CAM D1
Dth2
B5
2
A5
C5
C 2-wire interface. The
MAIN D4
CAM D0
LSB
Dth1
B4
A4
C4
Bus Speed
The I
400kHz. It has built-in timing delays to ensure correct
operation when addressed from an I
device. It also contains input filters designed to suppress
glitches should the bus become corrupted.
Scamhilo
MAIN D3
CAM D3
MSB
B3
A3
C3
2
C port is designed to be operated at speeds of up to
MAIN D2
Drop2ms
CAM D2
B2
A2
C2
LOW BITS
CAM D1
MAIN D1
DAUX1
B1
C1
A1
2
C compliant master
CAM D0
MAIN D0
DAUX0
LSB
B0
LSB
LSB
C0
A0
320912fa