IXA531 IXYS, IXA531 Datasheet
IXA531
Available stocks
Related parts for IXA531
IXA531 Summary of contents
Page 1
... Available in 48-Lead 7mm x 7mm MLP Quad package and 44-Lead PLCC package Copyright © IXYS CORPORATION 2005 General Description The IXA531 is a monolithic, 3-phase, MOSFET/IGBT gate driver consisting of three independent, high and low side output channels. In addition to the six inputs, which are CMOS/TTL Compatible, for the three ...
Page 2
... Low side and Logic fixed power supply. This power supply provides power for all outputs. Voltage range is from 8.0 to 35V. Low side driver output Low side driver return Indicates Low-Side under voltage or Over Current Trip Input for over current shutdown Externally connected RC network decide FAULT CLEAR delay. 2 www.DataSheet4U.com 650 V HG03 IXA531 To Load ...
Page 3
... IXA531 www.DataSheet4U.com ...
Page 4
... Min. Max. V HS1,2 HS1,2 200 650 V HS1,2,3 V CH1 -40 125 IXA531 Units V/ Units ...
Page 5
... V LIN = 0V 200 300 μA V HIN = 5V 100 220 μA V HIN = 0V 30 100 μA V ITRP = μA V ITRP = 0V 30 100 μ μ μA V RST = 0Vor 15V V 0 =0V,PW <10 μs 600 mA 600 =15V,PW<10μs Ω 50 100 Ω 50 100 IXA531 ...
Page 6
... External Dead > FAULT LGO1,2,3 0(note 1) 0 high imp LIN1,2,3 high imp LIN1,2,3 0 (note 2) 0 high imp 0 IXA531 =0V & =0V & ---- ---- =5V ITRP = ITRP = ITRP = 0V & ...
Page 7
... LO1,2,3 Fig. 3. Timing Diagram Fig. (5) Timing Diagram EN LO1,2,3 HO1,2,3 Fig. 4. ENABLE Timing Waveforms Fig. (6) Enable Timing Waveforms LIN1,2,3 50% HIN1,2,3 PWM IN LIN1,2,3 HIN1,2,3 50 90% HO1,2,3 10% LO1,2,3 Fig. 5. Switching Time Definitions 50 90% 50% 50% t off t f PWM OUT 90% 10% 7 IXA531 www.DataSheet4U.com ...
Page 8
... FLT 50% t FLT OUTPUT t ITRP Fig. 7. ITRP / RST Waveforms Fig. (9) ITRP / RST Waveforms t FILIN on on off HIN / LIN high Fig. 8. ENABLE Timing Waveforms Fig. (10) Input Filter Diagram 50% 50 50% t FLCLR 90% t FILIN off on off low 8 IXA531 www.DataSheet4U.com RST,th+ 50% ...
Page 9
... VCL ITRP + Set S - 50K Dominant Latch 0 VCL VCL RST N FLT N DG Fig. (9) IXA531 Block Diagram VCL VCL VCL VCL Low to Low to High High 5V LOGIC 5V LOGIC h01 h01 VCL CMOS to VCL CMOS Isolation Isolation Level Shift , & Level Shift , & ...
Page 10
... Fig. 10. Pin Diagram for the IXA531S10 48-Lead MLP Quad Package 0.276±0.002 [7.00±0.05] Fig. 11. Pin Diagram for the IXA531L4 44-Lead PLCC package LS NC LIN1 LIN2 LIN3 NC FLT NC ITRP NC EN RST 0.039±0.002 [1.00±0.05 IXA531L4 ...
Page 11
... Fig. 12. 44-Lead PLCC Outline Diagram IXYS Corporation 3540 Bassett St; Santa Clara, CA 95054 Tel: 408-982-0700; Fax: 408-496-0670 e-mail: sales@ixys.net www.ixys.com IXYS Semiconductor GmbH Edisonstrasse15 ; D-68623; Lampertheim Tel: +49-6206-503-0; Fax: +49-6206-503627 e-mail: marcom@ixys.de 11 IXA531 www.DataSheet4U.com ...