AD9022 Analog Devices, Inc., AD9022 Datasheet

no-image

AD9022

Manufacturer Part Number
AD9022
Description
12-bit 20 Msps Monolithic A/d Converter
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9022AQ
Manufacturer:
ADI
Quantity:
283
Part Number:
AD9022AQP
Manufacturer:
ADI
Quantity:
283
Part Number:
AD9022AZ
Manufacturer:
MAX
Quantity:
4
Part Number:
AD9022AZ
Manufacturer:
ADI
Quantity:
11
Part Number:
AD9022BQ
Manufacturer:
ADI
Quantity:
346
Part Number:
AD9022BZ
Manufacturer:
ADI
Quantity:
9
a
PRODUCT DESCRIPTION
The AD9022 is a high speed, high performance, monolithic
12-bit analog-to-digital converter. All necessary functions, in-
cluding track-and-hold (T/H) and reference, are included
on-chip to provide a complete conversion solution. It is a
companion unit to the AD9023; the primary difference between
the two is that all logic for the AD9022 is TTL-compatible,
while the AD9023 utilizes ECL logic for digital inputs and out-
puts. Pinouts for the two parts are nearly identical.
Operating from +5 V and –5.2 V supplies, the AD9022 pro-
vides excellent dynamic performance. Sampling at 20 MSPS
with A
typically 76 dB; with A
typically 65 dB.
The onboard T/H has a 110 MHz bandwidth and, more impor-
tantly, is designed to provide excellent dynamic performance for
analog input frequencies above Nyquist. This feature is neces-
sary in many undersampling signal processing applications, such
as in direct IF-to-digital conversion.
To maintain dynamic performance at higher IFs, monolithic
RF track-and-holds (such as the AD9100 and AD9101
Samplifier™) can be used with the AD9022 to process signals
up to and beyond 70 MHz.
Samplifier is a trademark of Analog Devices, Inc.
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
FEATURES
Monolithic
12-Bit 20 MSPS A/D Converter
Low Power Dissipation: 1.4 Watts
On-Chip T/H and Reference
High Spurious-Free Dynamic Range
TTL Logic
APPLICATIONS
Radar Receivers
Digital Communications
Digital Instrumentation
Electro-Optics
IN
= 1 MHz, the spurious-free dynamic range (SFDR) is
IN
= 9.6 MHz, SFDR is 74 dB. SNR is
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
With DNL typically less than 0.5 LSB and 20 ns transient re-
sponse settling time, the AD9022 provides excellent results
when low-frequency analog inputs must be oversampled (such
as CCD digitization). The full scale analog input is 1 V with a
300
from the signal source, or can be buffered by the AD96xx series
of low noise, low distortion buffer amplifiers.
All timing is internal to the AD9022; the clock signal initiates
the conversion cycle. For best results, the encode command
should contain as little jitter as possible. High speed layout
practices must be followed to ensure optimum A/D perfor-
mance.
The AD9022 is built on a trench isolated bipolar process and
utilizes an innovative multipass architecture (see the block
diagram). The unit is packaged in 28-lead ceramic DIPs and
gullwing surface mount packages. The AD9022 is specified to
operate over the industrial (–25 C to +85 C) and military
(–55 C to +125 C) temperature ranges.
ANALOG
ENCODE
INPUT
input impedance. The analog input can be driven directly
T/H
FUNCTIONAL BLOCK DIAGRAM
Monolithic A/D Converter
+2V
REF
5-BIT
ADC
DAC
World Wide Web Site: http://www.analog.com
T/H
AD9022
16
12-Bit 20 MSPS
5-BIT
ADC
DAC
© Analog Devices, Inc., 1998
8
CORRECTION
AD9022
DIGITAL
ERROR
4-BIT
ADC
TTL
12
–5.2V
+5V
GND

Related parts for AD9022

AD9022 Summary of contents

Page 1

... High speed layout practices must be followed to ensure optimum A/D perfor- mance. The AD9022 is built on a trench isolated bipolar process and utilizes an innovative multipass architecture (see the block diagram). The unit is packaged in 28-lead ceramic DIPs and gullwing surface mount packages. The AD9022 is specified to operate over the industrial (– ...

Page 2

... –2– AD9022SQ/SZ Min Typ Max Units 12 Bits 0.5 0.6 0.75 LSB 1.0 1.0 LSB 2.0 1.3 2.5 LSB 3.0 1.6 3.0 LSB Guaranteed 2.5 0.5 2 3.5 0.6 3 0.57 LSB, rms 1.024 V ...

Page 3

... V S Analog Input . . . . . . . . . . . . . . . . . . . . . . . . . –1 +1.5 V Digital Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +V Digital Output Current . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA Operating Temperature Range AD9022AQ/AZ/BQ/ – +85 C AD9022SQ/ – +125 C 2 Maximum Junction Temperature . . . . . . . . . . . . . . . . +175 C Lead Temperature (Soldering, 10 sec +300 C Storage Temperature Range . . . . . . . . . . . . – +150 C NOTES ...

Page 4

... V Power Supply Ground PIN DESIGNATIONS D3 GND – (LSB AD9022 GND TOP VIEW (Not to Scale) ENCODE GND D10 GND D11(MSB COMP –V GND ...

Page 5

... IMD signal. REV 180 ANALOG INPUT 120 Analog Input ENCODE Encode Input COMPENSATION 20pF –V S Compensation +V S 11k 12k –V S Output Stage Figure 1. Equivalent Circuits –5– AD9022 +V S 10pF – 100 900 –V S – DIGITAL OUTPUT ...

Page 6

... AD9022 –Typical Performance Characteristics –76 –75 –74 –73 –72 –71 –70 –69 – ANALOG INPUT FREQUENCY – MHz Figure 2. Harmonic Distortion vs. Analog Input Frequency 1.2MHz IN 80 WORST HARMONICS 75 70 SNR 5.0 7.5 10.0 12.5 15.0 17.5 ENCODE RATE – MSPS Figure 3. SNR and Harmonics vs. Encode Rate 2 ...

Page 7

... Digital Error Correction logic aligns the data from the three flash converters and presents the result as a 12-bit parallel digi- tal word. The output stage of the AD9022 is TTL. Output data may be strobed on the rising edge of the ENCODE command. AD9022 IN RECEIVER APPLICATIONS ...

Page 8

... Intercept Point = [Harmonic Suppression/(N –1)] + Input Power where N = the order of the IMD (3 in this case) AD9022 Intercept Point = 80 dBm (7 dBm below full scale dBm For signals below this level, the spurious free dynamic range (SFDR) curves shown in the data sheet are a more accurate predictor of dynamic range ...

Page 9

... This T/H saturation precludes clocking the AD9022 in a burst mode. REV. B The duty cycle of the encode clock for the AD9022 is critical for obtaining rated performance of the ADC. Internal pulsewidths within the track-and-hold are established by the encode com- mand pulsewidth; to ensure rated performance, minimum and maximum pulsewidth restrictions should be observed ...

Page 10

... Analog input signals can be directly fed into the device under test input (A ). The A input is terminated at the device with resistor to give a parallel equivalent of 51 DAC Reconstruction The AD9022 evaluation board provides an onboard AD9713B reconstruction DAC for observing the digitized analog input U2 BNC AD9698R CLOCK ...

Page 11

... REV. B Figure 13. Top of Board, Viewed From Top Figure 14. Center of Board, Viewed From Top –11– AD9022 ...

Page 12

... AD9022 28-Lead Cerdip (Q-28) 0.005 (0.13) MIN 0.100 (2.54) MAX 28 15 0.610 (15.49) 0.500 (12.70 PIN 1 0.015 1.490 (37.85) MAX (0.38) 0.225 MIN (5.72) MAX 0.200 (5.08) 0.026 (0.66) 0.110 (2.79) 0.070 (1.78) SEATING 0.125 (3.18) PLANE 0.014 (0.36) 0.090 (2.29) 0.030 (0.76) Figure 15. Bottom of Board, Viewed from Bottom OUTLINE DIMENSIONS Dimensions shown in inches and (mm). ...

Related keywords