AD9516-2 Analog Devices, Inc., AD9516-2 Datasheet - Page 49

• Manufacturer Part Number: AD9516-2
• Description: 14-output Clock Generator With Integrated 2.2 Ghz Vco
• Manufacturer: Analog Devices, Inc.

INPUT TO CHANNEL DIVIDER
A SYNC operation brings all outputs that have not been
excluded (by the nosync bit) to a preset condition before
allowing the outputs to begin clocking in synchronicity. The
preset condition takes into account each of the channel’s start
high bit setting and phase offset. These settings govern both the
static state of the outputs when the SYNC operation is
happening and the state and relative phase of the outputs when
they begin clocking again upon completion of the SYNC
operation. Between outputs and after synchronization, this
allows for the setting of phase offsets.
The AD9516 outputs are in pairs, sharing a channel divider per
pair (two pairs of pairs, four outputs, in the case of CMOS). The
synchronization conditions apply to both outputs of a pair.
Each channel (a divider and its outputs) can be excluded from
any SYNC operation by setting the nosync bit of the channel.
Channels that are set to ignore SYNC (excluded channels) do
not set their outputs static during a SYNC operation, and their
outputs are not synchronized with those of the nonexcluded
channels.
Clock Outputs
The AD9516 offers three output level choices: LVPECL, LVDS,
and CMOS. OUT0 to OUT5 are LVPECL differential outputs;
OUT6 to OUT9 are LVDS/CMOS outputs. These outputs can
be configured as either LVDS differential or as pairs of single-
ended CMOS outputs.
SYNC PIN
CHANNEL DIVIDER
OUTPUT CLOCKING
CHANNEL DIVIDER
INPUT TO CLK
OUTPUT OF
Figure 56. SYNC Timing when VCO Divider Is Not Used—CLK Input Only
1
14 TO 15 CYCLES AT CHANNEL DIVIDER INPUT + 1 CYCLE AT CLK INPUT
2
3
CHANNEL DIVIDER OUTPUT STATIC
4
Rev. 0 | Page 49 of 84
5
6
LVPECL Outputs: OUT0 to OUT5
The LVPECL differential voltage (V
~400 mV to 960 mV, see 0xF0:5<3:2>. The LVPECL outputs
have dedicated pins for power supply (VS_LVPECL), allowing
a separate power supply to be used. V
2.5 V to 3.3 V.
The LVPECL output polarity can be set as noninverting or
inverting, which allows for the adjustment of the relative
polarity of outputs within an application without requiring a
board layout change. Each LVPECL output can be powered
down or powered up as needed. Because of the architecture of
the LVPECL output stages, there is the possibility of electrical
overstress and breakdown under certain power-down conditions.
For this reason, the LVPECL outputs have several power-down
modes. This includes a safe power-down mode that continues
to protect the output devices while powered down, although it
consumes somewhat more power than a total power-down. If
the LVPECL output pins are terminated, it is best to select the
safe power-down mode. If the pins are not connected (unused),
it is acceptable to use the total power-down mode.
7
8
Figure 57. LVPECL Output Simplified Equivalent Circuit
9
10
11
GND
12
13
3.3V
14
OD
S_LVPECL
) is selectable (from
1
OUT
OUT
OUTPUT CLOCKING
CHANNEL DIVIDER
can be from
AD9516-2