CS8129 ON Semiconductor, CS8129 Datasheet - Page 6

• Manufacturer Part Number: CS8129
• Description: Low Dropout Linear Regulator
• Manufacturer: ON Semiconductor

reset and delay comparators, a latching Delay capacitor
discharge circuit, and operates down to 1.0 V.
ON and OFF parameters as specified. The RESET output
NPN transistor is controlled by the two circuits described
(see Block Diagram on page 2).
Low Voltage Inhibit Circuit
voltage is below the specified minimum causes the RESET
output transistor to be in the ON (saturation) state. When the
output voltage is above the specified level, this circuit permits
the RESET output transistor to go into the OFF state if
allowed by the RESET Delay circuit.
Reset Delay Circuit
capacitor) delay on the RESET output lead. The Delay lead
provides source current to the external delay capacitor only
when the “Low Voltage Inhibit” circuit indicates that output
voltage is above V
current to ground (used to discharge the delay capacitor).
The discharge current is latched ON when the output voltage
is below V
anytime the output voltage falls out of regulation, even for
a short period of time. This feature ensures that a controlled
RESET pulse is generated following detection of an error
three main characteristics of a linear regulator: start−up
delay, load transient response and loop stability.
availability, size and temperature constraints. A tantalum or
aluminum electrolytic capacitor is best, since a film or
ceramic capacitor with almost zero ESR can cause
instability. The aluminum electrolytic capacitor is the least
expensive solution, but, if the circuit operates at low
temperatures (−25°C to −40°C), both the value and ESR of
the capacitor will vary considerably. The capacitor
manufacturers data sheet usually provides this information.
13 should work for most applications, however it is not
necessarily the optimized solution.
application, start with a tantalum capacitor of the
recommended value and work towards a less expensive
alternative part.
capacitor of the recommended value in an environmental
chamber at the lowest specified operating temperature and
monitor the outputs with an oscilloscope. A decade box
The CS8129 RESET function has hysteresis on both the
The RESET circuit output is an open collector type with
This circuit monitors output voltage, and when output
This circuit provides a programmable (by external
The output or compensation capacitor helps determine
The capacitor value and type should be based on cost,
The value for the output capacitor C
To determine an acceptable value for C
Step 1: Place the completed circuit with a tantalum
RT(OFF)
STABILITY CONSIDERATIONS
. The Delay capacitor is fully discharged
RT(ON)
. Otherwise, the Delay lead sinks
OUT
OUT
shown in Figure
for a particular
CIRCUIT DESCRIPTION
APPLICATION NOTES
http://onsemi.com
CS8129
6
100 nF
condition. The circuit allows the RESET output transistor to
go to the OFF (open) state only when the voltage on the
Delay lead is higher than V
the formula:
16 ms to 48 ms. The tolerance of the capacitor must be taken
into account to calculate the total variation in the delay time.
connected in series with the capacitor will simulate the
higher ESR of an aluminum capacitor. Leave the decade box
outside the chamber, the small resistance added by the
longer leads is negligible.
increase the load current slowly from zero to full load while
observing the output for any oscillations. If no oscillations
are observed, the capacitor is large enough to ensure a stable
design under steady state conditions.
the decade box and vary the load current until oscillations
appear. Record the values of load current and ESR that cause
the greatest oscillation. This represents the worst case load
conditions for the regulator at low temperature.
step 3 and vary the input voltage until the oscillations
increase. This point represents the worst case input voltage
conditions.
with the next smaller valued capacitor. A smaller capacitor
will usually cost less and occupy less board space. If the
output oscillates within the range of expected operating
conditions, repeat steps 3 and 4 with the next larger standard
capacitor value.
*C
**C
0.1 mF
The Delay time for the RESET function is calculated from
If C
Step 2: With the input voltage at its maximum value,
Step 3: Increase the ESR of the capacitor from zero using
Step 4: Maintain the worst case load conditions set in
Step 5: If the capacitor is adequate, repeat steps 3 and 4
C
Delay
IN
OUT
IN
is required if regulator is far from the power source filter
*
Delay
is required for stability.
Delay time +
Figure 13. Test & Application Circuit
Delay time + C Delay(mF)
= 0.1 mF, Delay time (ms) = 32 ms ±50%: i.e.
V
Delay
IN
CS8129
GND
C Delay
RESET
V
DC(HI)
OUT
I Charge
V Delay Threshold
.
4.7 kW
R
RST
3.2
10 5
.
10 mF to
C
100 mF
OUT
**