AN1834 Freescale Semiconductor / Motorola, AN1834 Datasheet

no-image

AN1834

Manufacturer Part Number
AN1834
Description
DSP56300 Using DSP56300 Interactive Timing Diagrams
Manufacturer
Freescale Semiconductor / Motorola
Datasheet
MOTOROLA
Semiconductor Products Sector Application Note
Using DSP56300 Interactive Timing
Diagrams
© Motorola, Inc. 1999
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Introduction ..................................... 2
Timing Analysis Files Overview ..... 3
DSP-to-SRAM Analysis .................. 6
DSP-to-DRAM Analysis ............... 22
Implications for Design ................. 26
Conclusion ...................................... 28
References ...................................... 28
Contents
Order Number: AN1834/D
Rev. 0, 12/1999

Related parts for AN1834

AN1834 Summary of contents

Page 1

... Semiconductor Products Sector Application Note Using DSP56300 Interactive Timing Diagrams © Motorola, Inc. 1999 For More Information On This Product, Introduction ..................................... 2 Timing Analysis Files Overview ..... 3 DSP-to-SRAM Analysis .................. 6 DSP-to-DRAM Analysis ............... 22 Implications for Design ................. 26 Conclusion ...................................... 28 References ...................................... 28 Go to: www.freescale.com Order Number: AN1834/D Rev. 0, 12/1999 Contents ...

Page 2

... Freescale Semiconductor, Inc. Introduction 1 Introduction 1.1 Tools and Materials for Timing Analysis 1.1.1 Chronology Corporation Tools http://www.chronology.com 1.1.2 Motorola Timing Analysis Files and Data Sheet http://www.motorola.com/SPS/DSP/documentation/DSP56300.html 2 Using DSP56300 Interactive Timing Diagrams For More Information On This Product, motorola Access Synchrony Data... Go to: www.freescale.com ...

Page 3

Freescale Semiconductor, Inc. dsp56303cdr tdproj.res OK 2 Timing Analysis Files Overview 2.1 Libraries and Diagrams arbitrat dram sram fig2B_12.td diagrams clock gpio essi hi08 porta once reset arbitrat sram dram synchron fig2B_12.td fig2B_13.td Using DSP56300 Interactive Timing Diagrams For More ...

Page 4

Freescale Semiconductor, Inc. Timing Analysis Files Overview 2.2 Diagrams and Parameters CLKOUT t11 RESET# A0-A17 Figure 2B–4 Synchronous Reset Timing Motorola DSP56303/D Rev. 2- Preliminary Data Figure 2. Diagram Window for fig2B_4. Using DSP56300 ...

Page 5

Freescale Semiconductor, Inc. Table 1. Parameter Window for fig2B-4.td Row Name Formula Using DSP56300 Interactive Timing Diagrams For More Information On This Product, Go to: www.freescale.com Timing Analysis Files Overview Min Max Margin Comment 5 ...

Page 6

Freescale Semiconductor, Inc. DSP-to-SRAM Analysis 2.3 A Note on Constraints and Delays 3 DSP-to-SRAM Analysis http://www.mot-sps.com/products/memory/srams/asynchronous 3.1 Creating a Memory Library 6 Using DSP56300 Interactive Timing Diagrams For More Information On This Product to: www.freescale.com ...

Page 7

Freescale Semiconductor, Inc. Library Table 2. MCM6341 Electronic Library—Read Timings Row Name Formula Min Max 1 V Part_Number [,] 2 V Data_Reference [,] 3 V Mode_Description [,] 4 V TAVAV [10 TAVQV [,10 TELQV [,10] 7 ...

Page 8

Freescale Semiconductor, Inc. DSP-to-SRAM Analysis Constraint tool A0-A17 AA0-AA3 WR# Data out edge RD# D0-D23 Figure 2B-13 SRAM Write Access Motorola DSP56303/D Rev. 2- Preliminary Data 8 Using DSP56300 Interactive Timing Diagrams For More Information On This Product, CONST Figure ...

Page 9

Freescale Semiconductor, Inc. wr_cyc1 Paste Figure 5. Browse for Library Using DSP56300 Interactive Timing Diagrams For More Information On This Product, Go to: www.freescale.com DSP-to-SRAM Analysis motorola/mcm6341/rev4_lib 9 ...

Page 10

Freescale Semiconductor, Inc. DSP-to-SRAM Analysis 10 Using DSP56300 Interactive Timing Diagrams For More Information On This Product, Figure 6. Constraint Dialog Box Go to: www.freescale.com ...

Page 11

Freescale Semiconductor, Inc. 3.2.2 Adding Signals SIGNAL SIGNAL button OK. Using DSP56300 Interactive Timing Diagrams For More Information On This Product, Figure 7. Signal Tool Q. out Z Figure to: www.freescale.com DSP-to-SRAM Analysis 11 ...

Page 12

Freescale Semiconductor, Inc. DSP-to-SRAM Analysis 0ns CLKOUT A0-A17 AA0-AA3 #E (chip enable) tAVWL t114 t114 #WR #RD D0-D23 (data in) Q (data out) INVALID 12 Using DSP56300 Interactive Timing Diagrams For More Information On This Product, 10ns tAVAV tAVAV t100 ...

Page 13

Freescale Semiconductor, Inc. 0ns CLKOUT A0-A17 AA0-AA3 #E (chip enable) t114 t114 #WR #RD D0-D23 (data in) Q (data out) Figure 11. Changing Signal from Valid to Invalid 3.2.3 Adding Delays DELAY DELAY button Using DSP56300 Interactive Timing Diagrams For ...

Page 14

Freescale Semiconductor, Inc. DSP-to-SRAM Analysis 0ns CLKOUT A0-A17 AA0-AA3 #E (chip enable) WR# assertion edge #WR Q High-Z edge #RD D0-D23 (data in) Q (data out) Port A Write Cycle Motorola DSP56303/D Rev Figure 2B-13 page 2B-20 Motorola ...

Page 15

Freescale Semiconductor, Inc. Figure 14. Delay Dialog Box Using DSP56300 Interactive Timing Diagrams For More Information On This Product, Go to: www.freescale.com DSP-to-SRAM Analysis 15 ...

Page 16

Freescale Semiconductor, Inc. DSP-to-SRAM Analysis 0ns CLKOUT A0-A17 AA0-AA3 #E (chip enable) #WR #RD D0-D23 (data in) Q (data out) Port A Write Cycle Motorola DSP56303/D Rev. 2- Figure 2B-13 page 2B-20 Motorola MCM6341/D Rev Page 7 Figure ...

Page 17

Freescale Semiconductor, Inc. 3.3 Finding and Correcting Timing Violations 3.3.1 Identifying Violations CLKOUT Address bus AA/#E (chip enable) #RD/#G (output enable) Data Out Supply Current Port A Read Cycle accessing 128Kx24 FSRAM Motorola DSP56303/D Rev Figure 2B-12, page ...

Page 18

Freescale Semiconductor, Inc. DSP-to-SRAM Analysis 3.3.2 Validating Timing Violations Table 3. Parameter Table for 12-ns Memory Interface Diagram Row Name 18 Using DSP56300 Interactive Timing Diagrams For More Information On This Product, Formula Min Max Margin Go to: www.freescale.com Comment ...

Page 19

Freescale Semiconductor, Inc. Table 3. Parameter Table for 12-ns Memory Interface Diagram (Continued) Row Name Formula Using DSP56300 Interactive Timing Diagrams For More Information On This Product, Go to: www.freescale.com DSP-to-SRAM Analysis Min Max Margin Comment 19 ...

Page 20

Freescale Semiconductor, Inc. DSP-to-SRAM Analysis CLKOUT Address bus AA/#E (chip enable) #RD/#G (output enable) Data Out Supply Current Port A Read Cycle accessing 128Kx24 FSRAM Motorola DSP56303/D Rev. 2- Figure B2-12 on page 2B-20 Motorola MCM6341/D Rev Page ...

Page 21

Freescale Semiconductor, Inc. Table 4. Speed Settings in the Parameter Table (Continued) Row Name 11 A $ws 1ws 12 V Constants [,] 13 V freq 100 ((1/freq)*1000 duty.cycle ...

Page 22

Freescale Semiconductor, Inc. DSP-to-DRAM Analysis 4 DSP-to-DRAM Analysis 4.1 Entering DRAM Timings Table 5. Row Name Formula 1 V Part_Number [,] 2 V Data_Reference [,] 3 V Mode_Descriptio [,] tRC [110 tRWC [155 ...

Page 23

Freescale Semiconductor, Inc. Table 5. DRAM Library for 60-ns EDO DRAM Row Name Formula 21 V tRAH [10 tASC [0 tCAH [10 tRAL [30 tRCS [0 tRCH [0 ...

Page 24

Freescale Semiconductor, Inc. DSP-to-DRAM Analysis Table 5. Row Name Formula 51 V tOEA [,15 tOED [15 tOEZ [0,15 tOEH [15 tRASS [100000 tRPS [110 tCHS [(-50),] 4.2 Connecting ...

Page 25

Freescale Semiconductor, Inc. RAS# tPC tPC tCSH t131 t131 tRCD t137 t137 tCRP tCAS tCAS CAS# t141 tCAH tRAH tAR tASR tRAD tASC A[0:17] Row Add Column Address t143 tRCS WR# RD#/OE# tOE tAA t133 tRAC t132 tCAC tCLZ D[0:23] ...

Page 26

Freescale Semiconductor, Inc. Implications for Design 4.3 Analyzing the DSP-to-DRAM Interface 5 Implications for Design BD_delay 26 Using DSP56300 Interactive Timing Diagrams For More Information On This Product, Go to: www.freescale.com ...

Page 27

Freescale Semiconductor, Inc. Table 6. Row Name Formula 1 V DSP_Number $DSP:Part_Number 2 V MEMORY_Number $memory:Part_Number 3 V Data_Reference1 $DSP:Data_Reference 4 V Data_Reference2 $memory:Data_Reference 5 V Mode_Description [,] 6 V Aliases [,] 7 A $DSP :dsp56303cdr: library:porta:sram:$ws:$freq 8 A $memory ...

Page 28

Freescale Semiconductor, Inc. Conclusion Table 6. Row Name 27 D TELQV ($memory: TELQV+BD_delay TGLQV ($memory: TGLQV+BD_delay tELQX $memory:TELQX 30 D tGLQX $memory:TGLQX 31 D TEHQZ $memory:TEHQZ 32 D TGHQZ $memory:TGHQZ 33 D t117 [0.5,] 6 Conclusion ...

Page 29

Freescale Semiconductor, Inc. Notes: For More Information On This Product, Go to: www.freescale.com ...

Page 30

Freescale Semiconductor, Inc. Notes: For More Information On This Product, Go to: www.freescale.com ...

Page 31

Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com ...

Page 32

... Tai Ping Industrial Park 51 Ting Kok Road Tai Po, N.T., Hong Kong 852-26629298 Technical Resource Center: 1 (800) 521-6274 DSP Helpline dsphelp@dsp.sps.mot.com Go to: www.freescale.com Japan: Nippon Motorola Ltd. SPD, Strategic Planning Office141 4-32-1, Nishi-Gotanda 3-14-2 Tatsumi Koto-Ku Shinagawa-ku, Tokyo, Japan 81-3-5487-8488 Customer Focus Center: 1-800-521-6274 Internet: http://www.mot.com/SPS/DSP/ AN1834/D ...

Related keywords