DS90UR241Q National Semiconductor, DS90UR241Q Datasheet
DS90UR241Q
Available stocks
Related parts for DS90UR241Q
DS90UR241Q Summary of contents
Page 1
... Automotive grade product AEC-Q100 grade 2 qualified Applications Diagram TRI-STATE ® registered trademark of National Semiconductor Corporation. © 2009 National Semiconductor Corporation DS90UR241Q DS90UR124Q ■ 24:1 interface compression ■ Embedded clock with DC Balancing supports AC-coupled data transmission ■ ...
Page 2
... Block Diagram www.DataSheet4U.com Ordering Information NSID Package Type DS90UR241QVS 48-Lead TQFP style, 7.0 X 7.0 X 1.0 mm, 0.5 mm pitch DS90UR241QVSX 48-Lead TQFP style, 7.0 X 7.0 X 1.0 mm, 0.5 mm pitch DS90UR241IVS 48-Lead TQFP style, 7.0 X 7.0 X 1.0 mm, 0.5 mm pitch DS90UR241IVSX 48-Lead TQFP style, 7.0 X 7.0 X 1.0 mm, 0.5 mm pitch DS90UR124QVS 64-Lead TQFP style, 10.0 X 10.0 X 1.0 mm, 0.5 mm pitch DS90UR124QVSX 64-Lead TQFP style, 10 ...
Page 3
... Absolute Maximum Ratings www.DataSheet4U.com If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( LVCMOS Input Voltage LVCMOS Output Voltage LVDS Receiver Input Voltage LVDS Driver Output Voltage LVDS Output Short Circuit Duration ...
Page 4
Symbol Parameter www.DataSheet4U.com LVDS DC SPECIFICATIONS V Differential Threshold High TH Voltage V Differential Threshold Low TL Voltage I Input Current IN V Output Differential Voltage OD (D )–(D ) OUT+ OUT− ΔV Output Differential Voltage OD Unbalance V Offset ...
Page 5
Serializer Input Timing Requirements for TCLK www.DataSheet4U.com Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter t Transmit Clock Period TCP t Transmit Clock High Time TCIH t Transmit Clock Low Time TCIL t TCLK Input Transition ...
Page 6
Symbol Parameter www.DataSheet4U.com t R (0:7) Setup Data to ROS OUT RCLK (Group (0:7) Hold Data to RCLK ROH OUT (Group (8:15) Setup Data to ROS OUT RCLK (Group (8:15) Hold ...
Page 7
Note 11: UI – Unit Interval, equivalent to one ideal serialized data bit width. The UI scales with frequency. www.DataSheet4U.com Note 12: Figures 1, 2 Figures 8, 12, 14show a falling edge data strobe (TCLK IN/RCLK OUT). Note 13: Figures ...
Page 8
FIGURE 4. Serializer Input Clock Transition Times www.national.com 20194506 FIGURE 6. Serializer TRI-STATE Test Circuit and Delay 8 FIGURE 5. Serializer Setup/Hold Times 20194507 20194508 ...
Page 9
FIGURE 7. Serializer PLL Lock Time, and TPWDNB TRI-STATE Delays FIGURE 9. Transmitter Output Eye Opening (TxOUT_E_O) FIGURE 8. Serializer Delay 9 20194509 20194510 20194515 www.national.com ...
Page 10
VOD = (D ) – OUT+ OUT− Differential output signal is shown as (D www.national.com ) – device in Data Transfer mode. OUT+ OUT− FIGURE 10. Serializer V FIGURE 11. Deserializer LVCMOS Output Load and ...
Page 11
FIGURE 13. Deserializer TRI-STATE Test Circuit and Timing FIGURE 14. Deserializer PLL Lock Times and RPWDNB TRI-STATE Delay 20194513 11 20194514 www.national.com ...
Page 12
Group 1 will be latched internally by sequence of (early 2UI, late 1UI, early 1UI, late 2UI) Group 2 will be latched internally by sequence of (late 1UI, early 1UI, late 2UI, early 2UI) Group 3 will be latched ...
Page 13
RxIN_TOL_L is the ideal noise margin on the left of the figure, with respect to ideal. RxIN_TOL_R is the ideal noise margin on the right of the figure, with respect to ideal. FIGURE 17. Receiver Input Tolerance (RxIN_TOL) and ...
Page 14
Pin # Pin Name I/O/PWR www.DataSheet4U.com CONTROL AND CONFIGURATION PINS 9 TPWDNB LVCMOS_I 24 VODSEL LVCMOS_I 18 DEN LVCMOS_I 23 PRE LVCMOS_I 11 TRFB LVCMOS_I 12 RAOFF LVCMOS_I 5, 8, RES0 LVCMOS_I 13 LVDS SERIAL INTERFACE PINS 20 D LVDS_O ...
Page 15
DS90UR124 Pin Diagram www.DataSheet4U.com DS90UR124 Deserializer Pin Descriptions Pin # Pin Name I/O/PWR LVCMOS PARALLEL INTERFACE PINS 35-38, R [7:0] LVCMOS_O OUT 41-44 19-22, R [15:8] LVCMOS_O OUT 27-30 7-10, R [23:16] LVCMOS_O OUT 13-16 24 RCLK LVCMOS_O CONTROL AND ...
Page 16
Pin # Pin Name I/O/PWR www.DataSheet4U.com 49 PTOSEL LVCMOS_I 63 RAOFF LVCMOS_I 64 SLEW LVCMOS_I 23 LOCK LVCMOS_O 50 RES0 LVCMOS_I 1-6, RES0 NC 17, 18, 33, 34 BIST MODE PINS(See Applications Informations section for more details.) 61 BISTEN LVCMOS_I ...
Page 17
Functional Description www.DataSheet4U.com The DS90UR241 Serializer and DS90UR124 Deserializer chipset is an easy-to-use transmitter and receiver pair that sends 24-bits of parallel LVCMOS data over a single serial LVDS link from 120 Mbps to 1.03 Gbps throughput. The DS90UR241 transforms ...
Page 18
RESYNCHRONIZATION www.DataSheet4U.com If the Deserializer loses lock, it will automatically try to re-es- tablish lock. For example, if the embedded clock edge is not detected one time in succession, the PLL loses lock and the LOCK pin is driven low. ...
Page 19
Ratio the resistor values to bias www.DataSheet4U.com the center point at 1.8V. For example (see V =3.3V, Rpullup=1KΩ, Rpulldown=1.2KΩ; DD Rpullup=100Ω, Rpulldown= 120Ω (strongest). The smaller values will consume more bias current, but will provide ...
Page 20
POWER CONSIDERATIONS An all LVCMOS design of the Serializer and Deserializer makes them inherently low power devices. Additionally, the constant current source nature of the LVDS outputs minimize the slope of the speed vs. I NOISE MARGIN The Deserializer ...
Page 21
FIGURE 19. DS90UR124 Typical Application Connection PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS Circuit board layout and stack-up for the LVDS SERDES de- vices should be designed to provide low-noise power feed to the device. Good layout practice will also ...
Page 22
Connecting power or ground pins to an external bypass capacitor will increase the inductance ...
Page 23
Truth Tables TPWDNB DEN (Pin 9) (Pin 18 FIGURE 22. Receiver Termination Option 2 FIGURE 23. Receiver Termination Option 3 TABLE 1. DS90UR241 Serializer Truth Table RAOFF Tx PLL ...
Page 24
RPWDNB REN (Pin 48) (Pin 60 www.national.com TABLE 2. DS90UR124 Deserializer Truth Table RAOFF Rx PLL Status ROUTn and RCLK (Pin 63) (Internal) (See Pin Diagram ...
Page 25
Physical Dimensions inches (millimeters) unless otherwise noted www.DataSheet4U.com Dimensions show in millimeters only NS Package Number VBC48A Dimensions show in millimeters only NS Package Number VEC64A 25 www.national.com ...
Page 26
... For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Amplifiers Audio Clock and Timing Data Converters Interface LVDS Power Management Switching Regulators LDOs LED Lighting Voltage Reference PowerWise® Solutions Serial Digital Interface (SDI) www.national.com/sdi ...