DS2703 Dallas Semiconductor, DS2703 Datasheet

no-image

DS2703

Manufacturer Part Number
DS2703
Description
SHA-1 Battery Pack Authentication IC
Manufacturer
Dallas Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS2703G+T&R
Manufacturer:
MAXIM/美信
Quantity:
20 000
www.DataSheet4U.com
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device
may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.
GENERAL DESCRIPTION
The DS2703 provides a robust cryptographic solution
to ensure the authenticity of Li-Ion battery packs for
cell phone, PDA, and portable computing devices.
The DS2703 employs the Secure Hash Algorithm
(SHA-1)
publication 180-1 and 180-2, and ISO/IEC 10118-3.
SHA-1 is designed for authentication¾just what is
required for identifying battery packs manufactured
by authorized sources.
The device’s SHA-1 engine processes a host
transmitted challenge using its stored 64-bit secret
key and unique 64-bit ROM ID to produce a 160-bit
response word for transmission back to the host. The
secret key is securely stored on-chip and never
transmitted between the battery and the host. A
DS2703-based system produces a high degree of
authentication security between a host system and its
removable battery or other peripheral devices.
The Thermistor Multiplexer feature allows a three
contact battery pack configuration to support data
and thermistor functions. When activated through
1-Wire command, the THM pin presents the
thermistor impedance on the data contact and
disconnects internal loading from the node.
TYPICAL OPERATING CIRCUIT
www.maxim-ic.com
PACK +
DATA
PACK -
specified
150W
DQ
THM
DS2703
VSS
in
BATTERY PACK
VB
the
0.22mF
Federal
Protection
Li-Ion
Information
1 of 20
FEATURES
§
§
§
§
§
§
ORDERING INFORMATION
+ Denotes lead-free package.
APPLICATIONS
PIN CONFIGURATION
1-Wire is a registered trademark of Dallas Semiconductor.
DS2703U
DS2703U/T&R
DS2703U+
DS2703U+T&R
TOP VIEW
Secure Challenge and Response Authentication
Using the SHA-1 Algorithm
Directly Powered by the Dallas 1-Wire
with 16kpbs Standard and 143kpbs Overdrive
Communication Modes
Unique 64-Bit Serial Number
Thermistor Multiplexer
Operates with V
mMax-8 Package (Lead-Free)
2.5G/3G Wireless Handsets
PDAs
Handheld or Notebook Computers and Terminals
Digital Still and Video Cameras
PART
THM
VSS
DQ
VB
SHA-1 Battery Pack
Authentication IC
-20°C to +70°C
-20°C to +70°C
-20°C to +70°C
-20°C to +70°C
TEMP RANGE
PULLUP
1
2
3
4
DS2703U+
mMAX
as Low as 2.7V
6
8
7
5
mMax-8
DS2703U on
Tape-and-Reel
mMax-8
DS2703U+ on
Tape-and-Reel
DS2703
PIN-PACKAGE
NC
NC
NC
NC
REV: 071805
®
Interface

Related parts for DS2703

DS2703 Summary of contents

Page 1

... GENERAL DESCRIPTION The DS2703 provides a robust cryptographic solution to ensure the authenticity of Li-Ion battery packs for cell phone, PDA, and portable computing devices. The DS2703 employs the Secure Hash Algorithm (SHA-1) specified in the publication 180-1 and 180-2, and ISO/IEC 10118-3. ...

Page 2

ABSOLUTE MAXIMUM RATINGS Voltage Range on DQ, THM Pins Relative to Ground Voltage Range on VB Pin Relative to Ground Operating Temperature Range Storage Temperature Range Soldering Temperature Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage ...

Page 3

... Time from msb of Activate Thermistor command until THM pin is driven low internally. Note 12: Time from msb of Compute Next Secret or Compute MAC command. Note 13: Time after initial power up before the DS2703 will respond to communication. T Worst case 100ms delay based on maximum thermistor value of 500kΩ. SYMBOL CONDITIONS ...

Page 4

... Data Input/Output. 1-Wire data line. Open-drain output driver. Connect this pin to the 3 DQ DATA terminal of the battery pack. This pin has a weak internal pulldown (1µA Typical). Hold-up Supply Bypass Input. Internal power supply to the DS2703 while DQ is low Connect a 0.22µF capacitor from Connect ...

Page 5

... DETAILED DESCRIPTION The DS2703 is comprised of a SHA-1 Authentication function and thermistor mux control that are accessed via a 1- Wire interface. The high voltage (HV) detection circuit routes the externally supplied programming voltage to the EEPROM array and enables the internal regulator to isolate portions of the chip from the programming voltage. The 1-Wire interface controls access by a host system to the 64-bit Net Address (ROM ID) and SHA-1 Authentication ...

Page 6

Table 1. Variable Initiation [31:0] A 67h B EFh C 98h D 10h E C3h The 160-bit MAC is computed per FIPS 180, including the addition of constants H0-H4. Adding H0-H4 is necessary only to maintain compliance with FIPS 180. ...

Page 7

... This command is structured the same as the Compute MAC without ROM ID, except that the ROM ID is loaded to the message block. Including the ROM ID unique to each DS2703 in the MAC computation allows the use of a unique secret in each token and a master secret in the host device. See application note “White Paper 4”, available at http://www ...

Page 8

Table 3. Authentication Function Commands COMMAND Write Challenge Compute MAC without ROM ID and return MAC Compute MAC with ROM ID and return MAC SECRET MANAGEMENT FUNCTION COMMANDS LOAD SECRET [5Ah]. This command writes the 64-bit secret to the provided ...

Page 9

... IC to power cycle back to standard mode of operation. While in thermistor measurement mode, communication to the DS2703 is not possible. After measuring the thermistor, the host must wait until the VB capacitor is depleted. Figure 2 shows the typical and worst case transition times over the full operating range when using .22µ ...

Page 10

... Address is synonymous with the ROM ID or ROM Code terms used in earlier Dallas 1-Wire product documentation. The first eight bits of the Net Address are the 1-Wire family code, (34h) for the DS2703. The next 48 bits are a unique serial number. The last eight bits are a cyclic redundancy check (CRC) of the first 56 bits (see Figure 3.). ...

Page 11

... HARDWARE CONFIGURATION The DS2703 uses an open-drain output driver as part of the bidirectional interface circuitry shown in Figure bidirectional pin is not available on the bus master, separate output and input pins can be connected together. For normal communication the 1-Wire bus must have a pullup resistor at the bus-master end of the bus. For short line lengths and/or V ≥ ...

Page 12

... This command can be used with one or more slave devices on the bus. Skip Net Address [CCh]. This command saves time when there is only one DS2703 on the bus by allowing the bus master to issue a function command without specifying the address of the slave. If more than one slave device is present on the bus, a subsequent function command can cause a data collision when all slaves transmit data at the same time ...

Page 13

... F0h MATCH SEARCH YES YES DS2703 Tx BIT 0 MASTER Tx BIT 0 DS2703 Tx BIT 0 MASTER Tx BIT BIT 0 BIT 0 MATCH? MATCH? YES DS2703 Tx BIT 1 MASTER Tx BIT 1 DS2703 Tx BIT 1 MASTER Tx BIT BIT 1 BIT 1 MATCH? MATCH? YES YES DS2703 Tx BIT 63 MASTER Tx BIT 63 DS2703 Tx BIT 63 MASTER Tx BIT 63 ...

Page 14

... A read-time slot is initiated when the bus master pulls the 1-Wire bus line from a logic-high level to a logic-low level. The bus master must keep the bus line low for at least 1ms and then release it to allow the DS2703 to present valid data. The bus master can then sample the data t time slot, the DS2703 releases the bus line and allows pulled high by the external pullup resistor ...

Page 15

Figure 8. 1-Wire Write and Read Time Slots WRITE 0 SLOT t SLOT t LOW0 V PULLUP GND Device Sample Window MIN TYP MODE Standard 15ms 15ms Overdrive 2ms 1ms t SLOT V t PULLUP RDV GND Master Sample Window ...

Page 16

... Generates new unique secret. Requires programming pulse. Sets lock bit to prevent changes to the Secret. Requires programming pulse. Sets 1-Wire interface timings to OVERDRIVE. Requires programming pulse. Sets 1-Wire interface timings to STANDARD. Requires programming pulse. Resets DS2703 (Software POR). ISSUE 00h BEFORE READ X ...

Page 17

LOW-IMPEDANCE DQ DURING COMPUTATION The SHA-1 computation requires more current than the DQ pullup resistor used during normal communication can supply. During the computation, the DQ source impedance must be reduced to maintain power to the device under the higher ...

Page 18

PROGRAMMING PULSE A typical programming waveform is shown in Figure 10. The user issues a 1-Wire reset followed by a Skip ROMID command, Match ROMID plus the ROMID, Search or Read Net, the Load Secret command and then the two ...

Page 19

COMPUTATION AND PROGRAMMING The Compute Next Secret operation waveform is shown in Figure 11. The user issues a 1-Wire reset followed by a Skip ROMID command, Match ROMID plus the ROMID, Search or Read Net, followed by the Compute Next ...

Page 20

... THM pin low. Immediately following the Activate Thermistor command, the host system should enable the weak pullup to VCC and then measure the thermistor by sampling the voltage level of the 1-Wire bus within time t . The DS2703 automatically reverts back to communication mode after t MIN Figure 12. ...

Related keywords