DS1393 Maxim Integrated Products, DS1393 Datasheet
DS1393
Available stocks
Related parts for DS1393
DS1393 Summary of contents
Page 1
... RST output/debounced input. The DS1390 and DS1391 are programmed serially through an SPI-compatible, bidirectional bus. The DS1392 and DS1393 communicate over a 3-wire serial bus, and the extra pin is used for either a separate interrupt pin or a RST output/debounced input. All four devices are available in a 10-pin µSOP package, and are rated over the industrial temperature range ...
Page 2
... Power-Fail Voltage (Note 2) Trickle-Charge Current-Limiting Resistors Input Leakage I/O Leakage RST Pin I/O Leakage DOUT Logic 1 Output DOUT Logic 0 Output Logic 0 Output (DS1390/DS1393 SQW/INT; DS1392 SQW, INT; DS1391/DS1393 RST) V Active Supply Current CC (Note 10) 2 _____________________________________________________________________ Storage Temperature Range .............................-55°C to +125°C Soldering Temperature .......................................See IPC/JEDEC + 0.3V) CC ...
Page 3
RECOMMENDED DC OPERATING CONDITIONS (continued -40°C to +85°C, unless otherwise noted. Typical values are at nominal supply voltage and T CC CC(MIN) CC(MAX) A unless otherwise noted.) (Note 1) PARAMETER V ...
Page 4
Low-Voltage SPI/3-Wire RTCs with Trickle Charger SCLK t DC DIN W/R DOUT NOTE: SCLK CAN BE EITHER POLARITY, SHOWN FOR CPOL = 1. Figure 1. Timing Diagram—SPI Read Transfer SCLK t CDH t ...
Page 5
AC ELECTRICAL CHARACTERISTICS—3-WIRE INTERFACE ( CC(MIN) CC(MAX) A PARAMETER SCLK Frequency (Note 13) Data to SCLK Setup SCLK to Data Hold SCLK to Data Valid (Notes 13, 14, 15) SCLK Low Time ...
Page 6
Low-Voltage SPI/3-Wire RTCs with Trickle Charger SCLK t CDH t DC I/O A0 Figure 3. Timing Diagram—3-Wire Read Transfer SCLK CDH t DC I/O A0 WRITE ADDRESS BYTE ...
Page 7
POWER-UP/POWER-DOWN CHARACTERISTICS (T = -40°C to +85°C) (Figures PARAMETER V Detect to Recognize Inputs CC (V Rising Fall Time PF(MAX) V PF(MIN) V Rise Time PF(MIN) V PF(MAX) ...
Page 8
... Note 8: The RST pin has an internal 50k (typ) pullup resistor to V Note 9: Note 10: I —SCLK clocking at max frequency = 4MHz for 3V and 3.3V versions; 1MHz for 1.8V version; RST (DS1391/DS1393) CCA inactive. Outputs are open. Note 11: Specified with bus inactive. Note 12: Measured with a 32.768kHz crystal attached to X1 and X2. Typical values measured at +25°C and 3.0V Note 13: With 50pF load ...
Page 9
T = +25°C, unless otherwise noted BACKUP 600 550 500 450 400 350 300 1.3 1.7 2.1 I BACKUP 600 550 500 450 400 350 300 250 -40 -20 Low-Voltage SPI/3-Wire RTCs with ...
Page 10
... Low-Voltage SPI/3-Wire RTCs with Trickle Charger PIN DS1390 DS1391 DS1392 DS1393 — — — — — — 6 — 9 — — — — — — — — ...
Page 11
... SPI serial bus. The DS1392/DS1393 operate using a 3-wire synchronous serial bus. Access is obtained by selecting the part by the CS pin (CE on DS1392/ DS1393) and clocking data into/out of the part using the SCLK and DIN/DOUT pins (I/O on DS1392/ DS1393). Multiple-byte transfers are supported within one CS low period (see the SPI Serial-Data Bus sec- tion) ...
Page 12
Low-Voltage SPI/3-Wire RTCs with Trickle Charger However, when V falls below V CC registers are blocked from any access than V , the device power is switched from V BACKUP to V when V drops below V ...
Page 13
... Table 2 shows the address map for the DS1390– DS1393 RTC and RAM registers. The RTC registers are located in address locations 00h to 0Fh in read mode, and 80h to 8Fh in write mode. During a multibyte access, when the address pointer reaches 0Fh, it wraps around to location 00h. On the falling edge of the CS pin (DS1390/DS1391) or the rising edge of CE Table 2 ...
Page 14
... Sunday, then 2 equals Monday, and so on). Illogical time and date entries result in undefined operation. The DS1390–DS1393 can run in either 12-hour or 24-hour mode. Bit 6 of the hours Table 3. Alarm Mask Bits ...
Page 15
... When V internal power-fail signal is held active for t the power supply to stabilize, and the RST (DS1391/ DS1393 only) pin is held low. If the EOSC bit is set to logic 1 (to disable the oscillator in battery-backup mode), the internal power-fail signal and the RST pin is kept active for t The DS1391/DS1393 provide for a pushbutton switch to be connected to the RST output pin ...
Page 16
... Low-Voltage SPI/3-Wire RTCs with Trickle Charger Special-Purpose Registers The DS1390–DS1393 have three additional registers (control, status, and trickle charger) that control the RTC, alarms, square-wave output, and trickle charger. BIT 7 BIT 6 EOSC 0 (EOSC). When set to logic 0, Bit 7: Enable Oscillator this bit starts the oscillator ...
Page 17
... BIT 7 BIT 6 EOSC 0 The INTCN bit used in the DS1390/DS1393 becomes the SQW pin-enable bit in the DS1392. This bit powers up a zero, making SQW active. BIT 7 BIT 6 OSF 0 Bit 7: Oscillator Stop Flag (OSF). A logic 1 in this bit indicates that the oscillator has stopped or was stopped for some time and may be used to judge the validity of the clock and calendar data ...
Page 18
Low-Voltage SPI/3-Wire RTCs with Trickle Charger TRICKLE-CHARGE REGISTER (8Fh WRITE, 0Fh READ) BIT 6 BIT 5 BIT 7 TCS3 TCS2 TCS1 SELECT NOTE: ONLY 1010b ENABLES CHARGER V CC Figure 9. DS1390/DS1391 Programmable Trickle Charger Table ...
Page 19
CS SCLK DIN W/R A6 DOUT HIGH IMPEDANCE Figure 11. SPI Single-Byte Write CS SCLK DIN W/R A6 DOUT HIGH IMPEDANCE Figure 12. SPI Single-Byte Read SPI Serial-Data Bus The DS1390/DS1391 provide a 4-wire SPI serial-data bus to communicate ...
Page 20
Low-Voltage SPI/3-Wire RTCs with Trickle Charger CS SCLK DIN WRITE DIN READ DOUT HIGH-IMPEDANCE Figure 13. SPI Multiple-Byte Burst Transfer CE SCLK I Figure 14. 3-Wire Single-Byte Read CE SCLK I Figure 15. ...
Page 21
... Data transfers can be one byte at a time or in multiple- byte burst mode. After CE is driven high, an address is written to the DS1392/DS1393. After the address, one or more data bytes can be written or read. For a single- byte transfer, one byte is read or written and then CE is driven low (Figure 14 and 15) ...
Page 22
... SQW/INT SCLK BACKUP 7 4 DOUT DIN GND SQW 8 V SCLK 3 BACKUP 7 I INT GND Pin Configurations RST DS1391 8 SCLK 7 DOUT 6 DIN SOP SQW/INT DS1393 8 SCLK 7 I/O 6 RST SOP ...
Page 23
... CRYSTAL SQW DS1392 INT V BACKUP GND ____________________________________________________________________ Trickle Charger Typical Operating Circuits CRYSTAL SCLK CPU DOUT DS1391 V BACKUP DIN RST RST GND CRYSTAL SQW/INT SCLK CPU DS1393 I/O V BACKUP RST RST GND 23 ...
Page 24
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 24 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2004 Maxim Integrated Products is a registered trademark of Dallas Semiconductor Corporation. ...