87C196KD Intel Corporation, 87C196KD Datasheet - Page 20

no-image

87C196KD

Manufacturer Part Number
87C196KD
Description
16-BIT HIGH PERFORMANCE CHMOS MICROCONTROLLER
Manufacturer
Intel Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
87C196KD-2
Manufacturer:
INT
Quantity:
6 820
Part Number:
87C196KD-2
Manufacturer:
INT
Quantity:
6 820
Part Number:
87C196KD-2
Manufacturer:
SAMSUNG
Quantity:
1 980
AUTOMOTIVE 87C196KD
8-BIT MODE A D CHARACTERISTICS
The 8-bit mode trades off resolution for a faster con-
version time The AD TIME register must be used
when performing an 8-bit conversion
The following specifications are tested
with OA6H in AD TIME The actual AD TIME reg-
ister is tested with all possible values to ensure
functionality but the accuracy of the A D converter
is not
NOTES
1 Typical values are expected for most devices at 25 C
8XC196KB TO 87C196KD DESIGN
CONSIDERATIONS
1 Memory Map The 87C196KD has 512 bytes of
2 The CDE pin on the KB has become a V
3 EPROM programming The 87C196KD has a dif-
20
An ‘‘LSB’’ as used here has a value of approximately 20 mV
Resolution
Absolute Error
Full Scale Error
Zero Offset Error
Non-Linearity
Differential Non-Linearity Error
Channel-to-Channel Matching
Repeatability
Temperature Coefficients
RAM SFRs and 32K of ROM EPROM The extra
256 bytes of RAM will reside in locations 100H –
1FFH and the extra 24K of EPROM will reside in
locations 4000H – 9FFFH These locations are
external memory on the 87C196KB
the KC to support 16 MHz operation
ferent programming algorithm to support 32K of
on-board memory When performing Run-Time
Programming use the section of code on page
99 of the 80C196KC User’s Guide Order Num-
ber 270704
Offset
Full Scale
Differential Non-Linearity
Parameter
Typical
g
0 003
0 003
0 003
g
g
0 25
SS
1
2
16 MHz
pin on
Minimum
l
256
4 ONCE Mode Entry The ONCE mode is entered
5 During the bus HOLD state the 87C196KD weak-
6 A RESET pulse from the 87C196KD is 16 states
8
0
0
b
1
on the 87C196KD by driving the TXD pin low on
the rising edge of RESET The TXD pin is held
high by a pullup that is specified at 1 4 mA and
remain at 2 0V This Pullup must not be overrid-
den or the 87C196KD will enter the ONCE mode
ly holds RD WR ALE BHE and INST in their
inactive states The 87C196KB only holds ALE in
its inactive state
rather than 4 states as on the 87C196KB (i e a
watchdog timer overflow) This provides a longer
RESET pulse for other devices in the system
Sample Time
20 States
Maximum
256
a
g
g
g
8
A6H in AD TIME
9 8 s
2
2
1
1
16 MHz
LSB C
LSB C
LSB C
Units
Levels
LSBs
LSBs
LSBs
LSBs
LSBs
LSBs
LSBs
Bits
Convert Time
56 States
Notes

Related parts for 87C196KD