USB3316 SMSC Corporation, USB3316 Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
USB3316
Manufacturer Part Number
USB3316
Description
Hi-Speed USB Transceiver with 1.8V ULPI Interface - 19.2MHz Reference Clock
Manufacturer
SMSC Corporation
Datasheet
1.USB3316.pdf
(13 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
USB3316B-CP-TR
Manufacturer:
INFINE
Quantity:
2 191
Part Number:
USB3316B-CP-TR
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
USB3316B-GJ-TR
Manufacturer:
PAYTON
Quantity:
115
Company:
Part Number:
USB3316B-GJ-TR
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
USB3316B-GJ-TR
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
USB3316C-CP-TR
Manufacturer:
SMSC
Quantity:
1 758
Part Number:
USB3316C-CP-TR
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
USB3316C-GJ-TR
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
USB3316D-GJ-TR
Manufacturer:
SMSC
Quantity:
20 000
Hi-Speed USB Transceiver with 1.8V ULPI Interface - 19.2MHz Reference Clock
SMSC USB3316
BALL
PIN/
D2
D1
D3
D4
D5
C4
C5
B4
B5
A5
A4
E1
E2
E3
10
E4
12
E5
13
14
15
16
17
18
19
11
4
5
6
7
8
9
SPKR_R/M
CLKOUT
SPKR_L
DATA[7]
DATA[6]
DATA[5]
DATA[4]
DATA[3]
DATA[2]
DATA[1]
DATA[0]
VDD3.3
NAME
NXT
DIR
DM
DP
Table 1 USB3316 Pin Description (continued)
PRODUCT PREVIEW
DIRECTION/
Output,
Output,
Output,
Analog
Analog
Analog
Analog
CMOS
CMOS
CMOS
CMOS
CMOS
CMOS
CMOS
CMOS
CMOS
CMOS
CMOS
Power
TYPE
I/O,
I/O,
I/O,
I/O,
I/O,
I/O,
I/O,
I/O,
I/O,
I/O,
I/O,
I/O,
7
ACTIVE
LEVEL
High
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
3.3V Regulator Output. A 2.2uF (<1 ohm
ESR) bypass capacitor to ground is
required for regulator stability. The
bypass capacitor should be placed as
close as possible to the USB3316.
D- pin of the USB cable.
D+ pin of the USB cable.
USB switch in/out for DP signals
USB switch in/out for DM signals
ULPI bi-directional data bus. DATA[7] is
the MSB.
ULPI bi-directional data bus.
ULPI bi-directional data bus.
ULPI bi-directional data bus.
60MHz reference clock output. All ULPI
signals are driven synchronous to the
rising edge of this clock.
ULPI bi-directional data bus.
ULPI bi-directional data bus.
ULPI bi-directional data bus.
ULPI bi-directional data bus. DATA[0] is
the LSB.
The PHY asserts NXT to throttle the data.
When the Link is sending data to the
PHY, NXT indicates when the current
byte has been accepted by the PHY. The
Link places the next byte on the data bus
in the following clock cycle.
Controls the direction of the data bus.
When the PHY has data to transfer to the
Link, it drives DIR high to take ownership
of the bus. When the PHY has no data to
transfer it drives DIR low and monitors
the bus for commands from the Link.
DESCRIPTION
Revision 1.7 (03-17-08)