MC56F8037 Motorola Semiconductor, MC56F8037 Datasheet - Page 2
![no-image](/images/no-image-200.jpg)
MC56F8037
Manufacturer Part Number
MC56F8037
Description
Digital Signal Controller
Manufacturer
Motorola Semiconductor
Datasheet
1.MC56F8037.pdf
(12 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC56F8037EVM
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
MC56F8037MLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC56F8037V
Manufacturer:
Freescale
Quantity:
1
Part Number:
MC56F8037V
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC56F8037VLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8037VLH
Manufacturer:
NXP/恩智浦
Quantity:
20 000
www.DataSheet4U.com
DataSheet U .com
4
56F8037 Description
The 56F8037 supports program execution from internal memories. Two data operands can be accessed
from the on-chip data RAM per instruction cycle. The 56F8037 also offers up to 53 General Purpose
Input/Output (GPIO) lines, depending on peripheral configuration.
The 56F8037 Digital Signal Controller includes 64KB of Program Flash and 8KB of Unified
Data/Program RAM. Program Flash memory can be independently bulk erased or erased in pages.
Program Flash page erase size is 512 Bytes (256 Words).
A full set of programmable peripherals—PWM, ADCs, QSCIs, QSPIs, I2C, PITs, Quad Timers, DACs,
and analog comparators—supports various applications. Each peripheral can be independently shut down
to save power. Any pin in these peripherals can also be used as General Purpose Input/Outputs (GPIOs).
2
14
2
8
8
Programmable
AD0
AD1
or GPIOD
Interval
or GPIOC
or QSCI1
Timer
DAC
or CMP
ADC
or GPIOB
or TMRB
or CAN
or CMP
I
2
C
6
or TMRA or TMRB
or CMP or QSPI1
or GPIOA
PWM
or GPIOB
or TMRA
or PWM
QSPI0
or I
4
2
C
56F8037 Digital Signal Controller Product Brief, Rev. 0
Program Memory
32K x 16 Flash
Program RAM
Unified Data /
Preliminary—Subject to Change Without Notice
Memory
or GPIOB
4K x 16
or QSPI1
or TMRA
or TMRB
or PWM
QSCI0
or I
2
IPBus Bridge (IPBB)
4
Figure 1. 56F8037 Block Diagram
C
Program Controller
XDB2
XAB1
XAB2
PAB
PDB
CDBR
CDBW
and Hardware
Watchdog
RESET or
Looping Unit
GPIOA
COP/
PAB
CDBR
CDBW
PDB
JTAG/EOnCE
Controller
Interrupt
Generation Unit
Port or
GPIOD
4
Address
56800E Core
V
2
16-Bit
Integration
CAP
Three 16-bit Input Registers
System
System Bus
Module
16 x 16 + 36 -> 36-Bit MAC
Four 36-bit Accumulators
V
3
Control
DD
Digital Reg
Data ALU
V
P
O
R
4
SS_IO
Low-Voltage
Supervisor
R/W Control
Relaxation Oscillator
Generator*
*Includes On-Chip
V
Clock
Analog Reg
DDA
V
Manipulation
SSA
O
C
S
Unit
Bit
Freescale Semiconductor
EXTAL or GPIOD
XTAL, CLKIN, or
GPIOD