MC54HC4050 Motorola, MC54HC4050 Datasheet
![no-image](/images/manufacturer_photos/0/4/459/motorola_sml.jpg)
MC54HC4050
Manufacturer Part Number
MC54HC4050
Description
(MC54HC4049 / MC54HC4050) Hex Buffers/Logic-Level Down Converters
Manufacturer
Motorola
Datasheet
1.MC54HC4050.pdf
(6 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Hex Buffers/Logic-Level
Down Converters
High–Performance Silicon–Gate CMOS
MC54/74HC4050 consists of six noninverting buffers. They are identical in
pinout to the MC14049UB and MC14050B metal–gate CMOS buffers. The
device inputs are compatible with standard CMOS outputs; with pullup
resistors, they are compatible with LSTTL outputs.
eliminating the V CC diodes to allow the use of input voltages up to 15 volts.
Thus, the devices may be used as logic–level translators that convert from a
high voltage to a low voltage while operating at the low–voltage power
supply. They allow MC14000–series CMOS operating up to 15 volts to be
interfaced with High–Speed CMOS at 2 to 6 volts. The protection diodes to
GND are Zener diodes, which protect the inputs from both positive and
negative voltage transients.
10/95
Motorola, Inc. 1995
The MC54/74HC4049 consists of six inverting buffers, and the
The input protection circuitry on these devices has been modified by
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2 to 6 V
Low Input Current: 5 A
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity: 36 FETs or 9 Equivalent Gates (4049)
A0
A1
A2
A3
A4
A5
(INVERTING BUFFER)
7
9
11
14
HC4049
24 FETs or 6 Equivalent Gates (4050)
10
12
15
2
4
6
LOGIC DIAGRAMS
PIN 1 = V CC
PIN 8 = GND
PINS 13, 16 = NO CONNECTION
Y0
Y1
Y2
Y3
Y4
Y5
(NONINVERTING BUFFER)
A0
A1
A2
A3
A4
A5
3
5
7
9
11
14
HC4050
1
10
12
15
2
4
6
Y0
Y1
Y2
Y3
Y4
Y5
REV 6
MC54/74HC4049
MC54/74HC4050
16
16
16
1
1
MC54HCXXXXJ
MC74HCXXXXN
MC74HCXXXXD
Input
ORDERING INFORMATION
1
GND
V CC
A
H
L
Y0
A0
Y1
A1
Y2
A2
FUNCTION TABLE
PIN ASSIGNMENT
NC = NO CONNECTION
HC4049
1
2
3
4
5
6
7
8
H
L
Y Outputs
CERAMIC PACKAGE
PLASTIC PACKAGE
SOIC PACKAGE
CASE 751B–05
CASE 620–10
CASE 648–08
16
15
14
13
12
10
11
9
HC4060
N SUFFIX
D SUFFIX
J SUFFIX
Ceramic
Plastic
SOIC
H
NC
Y5
A5
NC
Y4
A4
Y3
A3
L