AAT1143IJS-1.8-T1 AnalogicTech, AAT1143IJS-1.8-T1 Datasheet - Page 14

• Manufacturer Part Number: AAT1143IJS-1.8-T1
• Description: 1MHz 400mA Step-Down Converter
• Manufacturer: AnalogicTech

For the condition where the step-down converter is
in dropout at 100% duty cycle, the total device dis-
sipation reduces to:
Since R
losses all vary with input voltage, the total losses
should be investigated over the complete input
voltage range.
Given the total losses, the maximum junction tem-
perature can be derived from the θ
SC70JW-8 package which is 160°C/W.
For the condition where the buck converter is in
dropout at 100% duty cycle, the total device dissi-
pation reduces to:
Since R
losses all vary with input voltage, the total losses
should be investigated over the complete input
voltage range.
Given the total losses, the maximum junction tem-
perature can be derived from the θ
SC70JW-8 package which is 160°C/W.
14
DS(ON)
DS(ON)
P
P
TOTAL
TOTAL
T
J(MAX)
, quiescent current, and switching
, quiescent current, and switching
= I
= I
= P
O
O
2
2
· R
· R
TOTAL
DSON(HS)
DSON(HS)
· Θ
JA
+ I
+ I
+ T
Q
Q
AMB
· V
· V
IN
IN
JA
JA
for the
for the
1MHz 400mA Step-Down Converter
Layout
The suggested PCB layout for the AAT1143 is
shown in Figures 2, 3, and 4. The following guide-
lines should be used to help ensure a proper layout.
1. The input capacitor (C2) should connect as
2. C1 and L1 should be connected as closely as
3. The feedback trace or OUT pin (Pin 2) should
4. The resistance of the trace from the load return
closely as possible to V
(Pins 6-8).
possible. The connection of L1 to the LX pin
should be as short as possible.
be separate from any power trace and connect
as closely as possible to the load point.
Sensing along a high-current load trace will
degrade DC load regulation. If external feed-
back resistors are used, they should be placed
as closely as possible to the OUT pin (Pin 2) to
minimize the length of the high impedance
feedback trace.
to the PGND (Pins 6-8) should be kept to a
minimum. This will help to minimize any error in
DC regulation due to differences in the poten-
tial of the internal signal ground and the power
ground.
IN
(Pin 3) and PGND
AAT1143
1143.2005.09.1.7