IDT72V70190 Integrated Device Technology, IDT72V70190 Datasheet - Page 3

no-image

IDT72V70190

Manufacturer Part Number
IDT72V70190
Description
3.3 Volt Time Slot Interchange Digital Switch 256 X 256
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72V70190PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V70190PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V70190PFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V70190PFG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
PIN DESCRIPTION
SYMBOL
GND
Vcc
TX0-7
RX0-7
F0i
FE
CLK
RESET
A0-7
DS/RD
R/W / WR Read/Write / Write
CS
AS/ALE
IM
AD0-7
D8-15
DTA
CCO
ODE
IDT72V70190 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 256 x 256
Ground.
Vcc
TX Output 0 to 7
(Three-state Outputs)
RX Input 0 to 7
Frame Pulse
Frame Evaluation
Clock
Device Reset
(Schmitt Trigger Input)
Address 0-7
Data Strobe/Read
Chip Select
Address Strobe or
Latch Enable
CPU Interface Mode
Address/Data Bus 0 to 7 I/O
Data Bus 8-15
Data Transfer
Acknowledgment
Control Output
Output Drive Enable
NAME
I/O
I/O
O
O
O
I
I
I
I
I
I
I
I
I
I
I
I
Ground Rail.
+3.3 Volt Power Supply.
and GCI specifications.
This pin is the frame measurement input.
Serial clock for shifting data in/out on the serial streams (RX/TX 0-7). This input accepts a 4.096 MHz clock.
This input (active LOW) puts the IDT72V70190 in its reset state that clears the device internal counters, registers
reset circuit must be a minimum of five times the rise time of the power supply. In normal operation, the RESET
pin must be held LOW for a minimum of 100ns to reset the device.
When non-multiplexed CPU bus operation is selected, these lines provide the A0-A7 address lines to the internal
memories.
For Motorola multiplexed bus operation, this input is DS. This active HIGH DS input works in conjunction with
CS to enable the read and write operations. For Motorola non-multiplexed CPU bus operation, this input is DS.
This active LOW input works in conjunction with CS to enable the read and write operations. For Intel multiplexed
bus operation, this input is RD. This active LOW input sets the data bus lines (AD0-7, D8-15) as outputs.
the direction of the data bus lines (AD0-7, D8-15) during a microprocessor access. For Intel multiplexed bus
operation, this input is WR. This active LOW input is used with RD to control the data bus (AD0-7) lines as inputs.
Active LOW input used by a microprocessor to activate the microprocessor port of IDT72V70190.
This input is used if multiplexed bus operation is selected via the IM input pin. For Motorola non-multiplexed
port is in non-multiplexed mode.
are also the input address bits of the microprocessor port.
pull-up resistor is required to hold a HIGH level when the pin is in high-impedance.
the CCO bit in the connection memory. See External Drive Control Section.
This is the output enable control for the TX0 to TX7 serial outputs. When ODE input is LOW and the OSB
bit of the IMS register is LOW, TX0-7 are in a high-impedance state. If this input is HIGH, the TX0-7
output drivers are enabled. However, each channel may still be put into a high-impedance state by using the
per channel control bit in the connection memory.
Serial data output stream. These streams have a data rate of 2.048 Mb/s.
Serial data input stream. These streams have a data rate of 2.048 Mb/s.
This input accepts and automatically identifies frame synchronization signals formatted according to ST-BUS
In the cases of Motorola non-multiplexed and multiplexed bus operations, this input is R/W. This input controls
When IM is HIGH, the microprocessor port is in the multiplexed mode. When IM is LOW, the microprocessor
These pins are the eight least significant data bits of the microprocessor port. In multiplexed mode, these pins
These pins are the eight most significant data bits of the microprocessor port.
This active LOW output signal indicates that a data bus transfer is complete. When the bus cycle ends, this pin
drives HIGH and then goes high-impedance, allowing for faster bus cycles with a weaker pull-up resistor. A
This is a 4.096 Mb/s output containing 512 bits per frame respectively. The level of each bit is determined by
and brings TX0-7 and microport data outputs to a high-impedance state. The time constant for a power up
bus operation, connect this pin to ground.
3
DESCRIPTION
COMMERCIAL TEMPERATURE RANGE
®

Related parts for IDT72V70190