IDT72V295 Integrated Device Technology, IDT72V295 Datasheet - Page 2

no-image

IDT72V295

Manufacturer Part Number
IDT72V295
Description
128k X 18 Supersync Fifo, 3.3v
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72V295L10PF
Manufacturer:
LT
Quantity:
5 400
Part Number:
IDT72V295L10PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V295L10PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V295L10PFG
Manufacturer:
IDT Integrated Device Technolo
Quantity:
135
Part Number:
IDT72V295L10PFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V295L10PFG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V295L15PF
Manufacturer:
IDT
Quantity:
1 831
Part Number:
IDT72V295L15PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
• The period required by the retransmit operation is now fixed and short.
• The first word data latency period, from the time the first word is written
SuperSync FIFOs are particularly appropriate for network, video, telecom-
munications, data communications and other applications that need to
buffer large amounts of data.
PIN CONFIGURATIONS
DESCRIPTION (CONTINUED)
NOTE:
1. DC = Don’t Care. Must be tied to GND or VCC, cannot be left open.
IDT72V295/72V2105 3.3V HIGH DENSITY CMOS
SUPERSYNC FIFO
thus it is no longer necessary to select which of the two clock inputs,
RCLK or WCLK, is running at the higher frequency.
to an empty FIFO to the time it can be read, is now fixed and short. (The
variable clock cycle counting delay associated with the latency period
found on previous SuperSync devices has been eliminated on this
SuperSync family.)
PIN 1
TM
131,072 x 18, 262,144 x 18
WEN
DC
GND
SEN
D17
D16
D15
D14
D13
D12
D11
D10
V
D9
D8
D7
CC
(1)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
TQFP (PN64-1, order code: PF)
TOP VIEW
2
Enable (WEN) input. Data is written into the FIFO on every rising edge of
WCLK when WEN is asserted. The output port is controlled by a Read Clock
(RCLK) input and Read Enable (REN) input. Data is read from the FIFO on
every rising edge of RCLK when REN is asserted. An Output Enable (OE)
input is provided for three-state control of the outputs.
0 to f
frequency of the one clock input with respect to the other.
IDT Standard mode and First Word Fall Through (FWFT) mode.
The input port is controlled by a Write Clock (WCLK) input and a Write
The frequencies of both the RCLK and the WCLK signals may vary from
There are two possible timing modes of operation with these devices:
MAX
with complete independence. There are no restrictions on the
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
4668 drw 02
Q17
Q16
GND
Q15
Q14
V
Q13
Q12
Q11
GND
Q10
Q9
Q8
Q7
Q6
GND
CC

Related parts for IDT72V295