IDTCSPUA877A Integrated Device Technology, IDTCSPUA877A Datasheet
IDTCSPUA877A
Available stocks
Related parts for IDTCSPUA877A
IDTCSPUA877A Summary of contents
Page 1
... See Ordering Information for details POWER OE DOWN AND LD, OS TEST OS MODE PLL BYPASS AV LOGIC DD LD PLL 1 COMMERCIAL TEMPERATURE RANGE IDTCSPUA877A , Y ) and one differential pair of feedback clock output [0:9] [0:9] is grounded, the PLL is turned VDD ...
Page 2
... IDTCSPUA877A 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER PIN CONFIGURATION GND GND GND GND BALL VFBGA PAC K AGE LAYOUT Y Y FBIN FBIN FBOUT GND DDQ OE V DDQ ...
Page 3
... IDTCSPUA877A 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER PIN CONFIGURATION, CONT DDQ CLK CLK 5 GND V 6 DDQ AGND DDQ 10 GND VFQFPN TOP VIEW RECOMMENDED OPERATING CONDITIONS Symbol DD (1) AV Supply Voltage V I/O Supply Voltage DDQ T Operating Free-Air Temperature ...
Page 4
... IDTCSPUA877A 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER PIN DESCRIPTION (VFBGA) Pin Name AGND AV DD CLK, CLK FBIN, FBIN FBOUT, FBOUT GND B2 - B5, C2, C5, H2, H5 D4, E2, E5, F2 DDQ A3, A4, B1, B6, C1, C6, K1, K2, K5, K6 [0:9] Y A1, A2, A5, A6, D1, D6, J1, J6, K3, K4 ...
Page 5
... IDTCSPUA877A 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER (1,2) FUNCTION TABLE INPUTS GND H X GND H X GND L H GND L L 1.8V (nom 1.8V (nom 1.8V (nom 1.8V (nom 1.8V (nom NOTES HIGH Voltage Level L = LOW Voltage Level X = Don't Care 2. L(z) means the outputs are disabled to a LOW state, meeting the I 3 ...
Page 6
... IDTCSPUA877A 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Commercial 0°C to +70°C A Symbol Parameter V Input Clamp Voltage (All Inputs (2) Input LOW Voltage (OE, OS, CLK, CLK (2) Input HIGH Voltage (OE, OS, CLK, CLK) ...
Page 7
... IDTCSPUA877A 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER AC ELECTRICAL CHARACTERISTICS Symbol Description any Y any Y/Y DIS s Output Enable (OE) LR(I) Input Clock Slew Rate, measured single-ended LR(O) (4) s Output Clock Slew Rate, measured single-ended 160 to 410 OX (6) V Output Differential-Pair Cross-Voltage t Cycle-to-Cycle Period Jitter ...
Page 8
... IDTCSPUA877A 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS V DDQ CSPUA877A GND V /2 DDQ 2.97" 60 2.97" CSPUA877A V /2 DDQ 2.97" GND R = 120 60 2.97" GND Figure 1: Output Load Test Circuit 10 10pF V /2 DDQ R = 10: ...
Page 9
... IDTCSPUA877A 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS Yx, FBOUT Yx, FBOUT CLK CLK FBIN FBIN Yx Yx Yx, FBOUT Yx, FBOUT t t cycle n cycle n jit(cc) cycle n cycle n+1 Cycle-to-Cycle jitter t t (Ø) (Ø)n ¦ (Ø)n (Ø Static Phase Offset ...
Page 10
... IDTCSPUA877A 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS Yx, FBOUT Yx, FBOUT Yx, FBOUT Yx, FBOUT NOTE Average input frequency measured at CLK / CLK Yx, FBOUT Yx, FBOUT Yx, FBOUT Yx, FBOUT NOTE Average input frequency measured at CLK / CLK t cycle jit(per) = cycle Period jitter ...
Page 11
... IDTCSPUA877A 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS OE Y Time Delay Between Output Enable (OE) and Clock Output (Y, Y) CLK CLK FBIN FBIN SSC OFF SSC ON t (Ø)DYN 50% V DDQ t EN 50% V DDQ 50 (Ø) t (Ø)DYN ...
Page 12
... IDTCSPUA877A 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS 80% Clock Inputs and Outputs SLR(I/O) BEAD VIA 1: 0603 CARD V DDQ 4.7uF 1206 GND VIA CARD NOTES: Place all decoupling capacitors as close to the CSPUA877A pins as possible. Use wide traces for A and AGND ...
Page 13
... IDTCSPUA877A 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER APPLICATION INFORMATION CLK R = 120: CLK R = 120 10pF Feedback path CLK R = 120: CLK FBIN R = 120 10pF FBIN Feedback path ~2.5" CSPUA877A 60: 8 more FBIN FBIN Clock Structure 1 ~2.5" CSPUA877A 60: 8 more Clock Structure 2 13 COMMERCIAL TEMPERATURE RANGE ~0.6" ...
Page 14
... IDTCSPUA877A 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER ORDERING INFORMATION IDTCSPUA XXXXX XX Package Device Type CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 X Process Blank 0°C to +70°C (Commercial) BVG Very Fine Pitch Ball Grid Array - Green NLG Thermally Enhanced Plastic Very Fine Pitch Quad ...