IDT5991A-5 Integrated Device Technology, IDT5991A-5 Datasheet

no-image

IDT5991A-5

Manufacturer Part Number
IDT5991A-5
Description
Programmable Skew Pll Clock Driver Turboclock
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT5991A-5JGI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT5991A-5JGI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT5991A-5JI
Manufacturer:
IDT
Quantity:
127
FEATURES:
• 4 pairs of programmable skew outputs
• Low skew: 200ps same pair, 250ps all outputs
• Selectable positive or negative edge synchronization:
• Synchronous output enable
• Output frequency: 3.75MHz to 100MHz
• 2x, 4x, 1/2, and 1/4 outputs
• 5V with TTL outputs
• 3 skew grades:
• 3-level inputs for skew and PLL range control
• PLL bypass for DC testing
• External feedback, internal loop filter
• 46mA I
• Low Jitter: <200ps peak-to-peak
• Outputs drive 50Ω Ω Ω Ω Ω terminated lines
• Pin-compatible with Cypress CY7B991
• Available in PLCC Package
FUNCTIONAL BLOCK DIAGRAM
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
IDT5991A
PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
c
Excellent for DSP applications
IDT5991A-2: t
IDT5991A-5: t
IDT5991A-7: t
2006
OL
Integrated Device Technology, Inc.
high drive outputs
SKEW0
SKEW0
SKEW0
<250ps
<500ps
<750ps
REF
FB
PROGRAMMABLE SKEW
PLL CLOCK DRIVER
TURBOCLOCK™
V
CCQ
PLL
FS
3
/PE
1
3
3
3
3
Select
Select
Select
Select
Skew
Skew
Skew
Skew
DESCRIPTION:
high performance computing and data-communications applications. A
key feature of the programmable skew is the ability of outputs to lead or
lag the REF input signal. The IDT5991A has eight programmable skew
outputs in four banks of 2. Skew is controlled by 3-level input signals
that may be hard-wired to appropriate HIGH-MID-LOW levels.
viding two additional features: Synchronous Output Enable (GND/sOE),
and Positive/Negative Edge Synchronization (V
sOE pin is held low, all the outputs are synchronously enabled (CY7B991
compatibility). However, if GND/sOE is held high, all the outputs except
3Q0 and 3Q1 are synchronously disabled.
chronized with the positive edge of the REF clock input (CY7B991 com-
patibility). When V
with the negative edge of REF.
The IDT5991A is a high fanout PLL based clock driver intended for
The IDT5991A maintains Cypress CY7B991 compatibility while pro-
Furthermore, when the V
GND/sOE
3
3
3
3
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1F1:0
2F1:0
3F1:0
4F1:0
CCQ
/PE is held low, all the outputs are synchronized
CCQ
/PE is held high, all the outputs are syn-
1Q
1Q
2Q
2Q
3Q
3Q
4Q
4Q
0
1
0
1
0
1
0
1
CCQ
/PE). When the GND/
APRIL 2007
IDT5991A
DSC 5843/4

Related parts for IDT5991A-5

IDT5991A-5 Summary of contents

Page 1

... Synchronous output enable • Output frequency: 3.75MHz to 100MHz • 2x, 4x, 1/2, and 1/4 outputs • 5V with TTL outputs • 3 skew grades: IDT5991A-2: t <250ps SKEW0 IDT5991A-5: t <500ps SKEW0 IDT5991A-7: t <750ps SKEW0 • 3-level inputs for skew and PLL range control • PLL bypass for DC testing • ...

Page 2

... IDT5991A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK PIN CONFIGURATION /PE 8 CCQ V 9 CCN GND 12 GND PLCC TOP VIEW PIN DESCRIPTION Pin Name Type Description REF I N Reference Clock Input ...

Page 3

... IDT5991A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK EXTERNAL FEEDBACK By providing external feedback, the IDT5991A gives users flexibility with regard to skew adjustment. The FB signal is compared with the input REF signal at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly ...

Page 4

... Dynamic Power Supply Current per Output CCD I Total Power Supply Current TOT NOTE: 1. For eight outputs, each loaded with 30pF. COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT5991A-5, -7 (Industrial) Min. 4.5 -40 Conditions Guaranteed Logic HIGH (REF, FB Inputs Only) Guaranteed Logic LOW (REF, FB Inputs Only) ...

Page 5

... Max. L SKEW0 delay), Inverted (4Q and 4Q only with within specified limits Min. Max. — — 3.75 100 IDT5991A-5 IDT5991A-7 Min. Typ. Max. Min. Typ. 3 — — 3 — 3 — — 3 — See Control Summary Table — 0.1 0.25 — 0.1 — ...

Page 6

... IDT5991A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK AC TEST LOADS AND WAVEFORMS COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES V CC 130 Ω Output 91 Ω 50pF (C = 30pF for -2 and -5 devices Test Load t ORISE t PWH 2.0V t PWL 0.8V TTL Output Waveform ≤1ns 3.0V 2.0V Vth = 1.5V 0.8V 0V TTL Input Test Waveform ...

Page 7

... IDT5991A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK AC TIMING DIAGRAM REF OTHER Q INVERTED Q REF DIVIDED BY 2 REF DIVIDED BY 4 NOTES: V /PE: The AC Timing Diagram applies to V CCQ CCQ negative edge of REF, and the positive edges of the divide-by-2 and the divide-by-4 signals align. ...

Page 8

... IDT5991A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK ORDERING INFORMATION IDT XXXXX XX X Package Process Device Type CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES Commercial (0°C to +70°C) Blank Industrial (-40°C to +85° Rectangular Plastic Leaded Chip Carrier ...

Related keywords