T5743 ATMEL Corporation, T5743 Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
T5743
Manufacturer Part Number
T5743
Description
UHF ASK/FSK Receiver
Manufacturer
ATMEL Corporation
Datasheet
1.T5743.pdf
(41 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
T5743P3
Manufacturer:
TFK
Quantity:
20 000
Company:
Part Number:
T5743P3-TGQ
Manufacturer:
PH
Quantity:
3 892
Part Number:
T5743P6
Manufacturer:
TEMIC
Quantity:
20 000
Figure 10. Polling Mode Flow Chart
12
T5743
NO
NO
NO
Receiving mode:
Receiving mode:
The receiver is turned on permanently
The receiver is turned on permanently
and passes the data stream to the
and passes the data stream to the
connected microcontroller.
connected microcontroller.
It can be set to Sleep mode through an
It can be set to Sleep mode through an
OFF command via Pin DATA or
OFF command via Pin DATA or
POLLING/_ON.
POLLING/_ON.
Output level on Pin IC_ACTIVE => high
Output level on Pin IC_ACTIVE => high
Receiving mode:
The receiver is turned on permanently
and passes the data stream to the
connected mC.
It can be set to Sleep mode through an
OFF command via Pin DATA or
POLLING/_ON.
Output level on Pin IC_ACTIVE => high
I
I
I
S
S
S
Sleep mode:
Sleep mode:
Sleep mode:
All circuits for signal processing are
All circuits for signal processing are
All circuits for signal processing are
disabled. Only XTO and Polling logic is
disabled. Only XTO and Polling logic is
disabled. Only XTO and Polling logic is
enabled.
enabled.
enabled.
Output level on Pin IC_ACTIVE => low
Output level on Pin IC_ACTIVE => low
Output level on Pin IC_ACTIVE => low
Start-up mode:
Start-up mode:
Start-up mode:
The signal processing circuits are
The signal processing circuits are
The signal processing circuits are
enabled. After the start-up time (T
enabled. After the start-up time (T
enabled. After the start-up time (T
all circuits are in stable
all circuits are in stable
all circuits are in stable
condition and ready to receive.
condition and ready to receive.
condition and ready to receive.
Output level on Pin IC_ACTIVE => high
Output level on Pin IC_ACTIVE => high
Output level on Pin IC_ACTIVE => high
Bit-check mode:
Bit-check mode:
Bit-check mode:
The incomming data stream is
The incomming data stream is
The incomming data stream is
analyzed. If the timing indicates a valid
analyzed. If the timing indicates a valid
analyzed. If the timing indicates a valid
transmitter signal, the receiver is set to
transmitter signal, the receiver is set to
transmitter signal, the receiver is set to
receiving mode. Otherwise it is set to
receiving mode. Otherwise it is set to
receiving mode. Otherwise it is set to
Sleep mode.
Sleep mode.
Sleep mode.
Output level on Pin IC_ACTIVE => high
Output level on Pin IC_ACTIVE => high
Output level on Pin IC_ACTIVE => high
I
I
T
T
I
T
I
I
I
T
T
T
I
I
T
T
T
I
S
S
S
S
S
S
S
S
S
Bit-check
Bit-check
Bit-check
= I
= I
= I
Sleep
Sleep
Startup
Startup
Sleep
Startup
= I
= I
= I
= I
= I
= I
= I
= I
= I
Son
Son
Son
Son
Son
Soff
Soff
Son
Soff
Son
Son
Son
= Sleep ´ X
= Sleep ´ X
= Sleep ´ X
OFF command
OFF command
OFF command
Bit-check
Bit-check
Bit-check
OK ?
OK ?
Sleep
Sleep
OK ?
Sleep
´ 1024 T
´ 1024 T
´ 1024 T
YES
YES
YES
Clk
Clk
Clk
Startup
Startup
Startup
)
)
)
T
T
T
Bit-check
Bit-check
Bit-check
Sleep:
Sleep:
T
T
T
T
Sleep:
T
T
XSleep:
XSleep:
XSleep:
Clk
Clk
Startup
Startup
Clk
Startup
:
:
:
:
:
:
:
:
:
Depends on the result of the bit check.
Depends on the result of the bit check.
If the bit check is ok, T
If the bit check is ok, T
number of bits to be checked (N
number of bits to be checked (N
the utilized data rate.
the utilized data rate.
If the bit check fails, the average time period
If the bit check fails, the average time period
for that check depends on the selected baud-
for that check depends on the selected baud-
rate range and on T
rate range and on T
defined by Baud0 and Baud1 in the OPMODE register
defined by Baud0 and Baud1 in the OPMODE register
Depends on the result of the bit check.
If the bit check is ok, T
number of bits to be checked (N
the utilized data rate.
If the bit check fails, the average time period
for that check depends on the selected baud-
rate range and on T
defined by Baud0 and Baud1 in the OPMODE register
5-bit word defined by Sleep0 to
5-bit word defined by Sleep0 to
Sleep4 in OPMODE register
Sleep4 in OPMODE register
Extension factor defined by
Extension factor defined by
XSleep
XSleep
Basic clock cycle defined by f
Basic clock cycle defined by f
and Pin MODE
and Pin MODE
Is defined by the selected baud rate
Is defined by the selected baud rate
defined by Baud0 and Baud1 in the
defined by Baud0 and Baud1 in the
OPMODE register.
OPMODE register.
5-bit word defined by Sleep0 to
Sleep4 in OPMODE register
Extension factor defined by
XSleep
Basic clock cycle defined by f
and Pin MODE
Is defined by the selected baud rate
range and TClk. The baud-rate range is
defined by Baud0 and Baud1 in the
OPMODE register.
range and T
range and T
Std
Std
Std
according to Table 9
according to Table 9
according to Table 9
Clk
Clk
. The baud-rate range is
. The baud-rate range is
Clk
Clk
Clk
. The baud-rate range is
. The baud-rate range is
. The baud-rate range is
Bit-check
Bit-check
Bit-check
depends on the
depends on the
depends on the
Bit-check
Bit-check
XTO
XTO
Bit-check
XTO
) and on
) and on
) and on
4569A–RKE–12/02