T71L6816A Taiwan Memory Technology, T71L6816A Datasheet
T71L6816A
Related parts for T71L6816A
T71L6816A Summary of contents
Page 1
... The T71L6816A is a sixteen-port 10/100Mbps dual speed ethernet switch integrated with a built-in 2K entries of addr ess table and supports a 4Mb external SSRAM. T71L6816A is also a high performance Fast-Ethernet switch with fully compliance with the IEEE802.3, 802.3u and 802.3x specifications. The T71L6816A can be implemented with external PHY chips and 4Mb pipe-line SSRAM ...
Page 2
... The T71L6816A will also support the QoS requirement for some networks. With QoS enabled in networks which is compatible to VLAN QoS, the T71L6816A will put incoming packets into different priority output queues by checking the QoS field in their VLAN header. If the user’ ...
Page 3
... CH to give different priority to incoming traffic from pre-defined source port. Additionally, the T71L6816A provides the configuration ability through external EEPROM to enable or disable functionality flexibly. However, the T71L6816A can operate well without any external setting by default. Taiwan Memory Technology, Copy-Right reserved. DataSheet4U.com Change to products or specifications without notice ...
Page 4
... Architecture 2.1 System Diagram 2.2 Block Diagram . Taiwan Memory Technology, Copy-Right reserved. DataSheet4U.com Change to products or specifications without notice. 4 DataSheet U .com Preliminary T71L6816A DataSheet4U.com P. 4 Publication Date:Jun. 2001 Revision:0.A ...
Page 5
... Reset The T71L6816A will determine some function features chosen by the content of 24LC02 serial EEPROM which was loaded after power on reset. Also, the T71L6816A will write the abilities derived from 24LC02 or internal default value if 24LC02 is not present to connected PHY management registers via MDC/MDIO. ...
Page 6
... The T71L6816A will generate the 4 bytes of CRC checksum through every incoming packets and compare the checksum with the FCS field to identify if the packet is corrupt or not found that the CRC checksum is not matched with the FCS field, the T71L6816A will discard this packet due to something wrong on data transmission. ...
Page 7
... During the transmit process, the T71L6816A will read the packet data from SSRAM and forward it to the PHY device of the destination port in di-bit format. Also, the T71L6816A will generate seven bytes of preamble(10101010) and SFD(10101011) prior to the frame data followed by four bytes of FCS generated by T71L6816A automatically. ...
Page 8
... CH 3.7 Address 3.7.1 Address Learning The T71L6816A has a on-chip address table with 2K entries to map the MAC address to port -ID for the operation of packet forwarding engine. The T71L681 6A use either hash algorithm or direct mapping to locate every entry and each entry contains the information about incoming port number, partial MAC address and age timer. ...
Page 9
... T71L6816A can reserve the finite spaces of the packet buffer for other normal traffic ports. 3.12 Flow Control 3.12.1 Flow Control in Full Duplex Mode The T71L6816A support the IEEE 802.3x flow control scheme in full duplex mode. The IEEE 802.3 define the format of pause frame as follow: Taiwan Memory Technology, Copy-Right reserved. DataSheet4U.com Change to products or specifications without notice ...
Page 10
... Also control is enabled for one port, the T71L6816A will automatically send out one pause frame with pause timer “0xffff” to that port if the free pages of T71L6816A drop below the low watermark. ...
Page 11
... Queue Priority There are four queues supported by T71L6816A with different priorities for every output port. In general, the T71L6816A will treat all output packets as the same and put them into one queue with lowest priority. However, if any packet which contains the 802.1Q ...
Page 12
... Block Diagram The 24LC02 is an EEPROM chip providing 2K bits storage space with 2 -wire I After power on reset, the T71L6816A will use a sequential read command to load the configuration settings defined by user in the 24LC02 and configure the features fr om those settings for later normal operation. Once loading completed, the T71L6816A will tri-state the two pins SDA and SCLK to be ready for on-line updating 24LC02 through the parallel port ...
Page 13
... TE CH 3.17.2 Timing Taiwan Memory Technology, Copy-Right reserved. DataSheet4U.com Change to products or specifications without notice. 4 DataSheet U .com Preliminary T71L6816A DataSheet4U.com P. 13 Publication Date:Jun. 2001 Revision:0.A ...
Page 14
... Pin Assignment 4.1 Pin Assignment Taiwan Memory Technology, Copy-Right reserved. DataSheet4U.com Change to products or specifications without notice. 4 DataSheet U .com Preliminary T71L6816A DataSheet4U.com P. 14 Publication Date:Jun. 2001 Revision:0.A ...
Page 15
... REFCLK and the RXD[1:0] will transfer 2 -bit 195, 196 data recovered from PHY to MAC on every REFCLK period while CRSDV is high. 202, 203 208 14, 15 20, 21 26, 27 34, 35 40, 41 46, 47 52, 53 58 Preliminary T71L6816A Function Publication Date:Jun. 2001 Revision:0.A ...
Page 16
... P. 16 Preliminary T71L6816A Function Publication Date:Jun. 2001 Revision:0.A ...
Page 17
... For normal use, those p ins should be tired to low. System Interfaces I 170 Reset . Asynchronous active low reset signal. I System Clock . 168 50MHz clock for system. I 159 Phase-Loop-Lock enable/disable . High to disable the internal PLL circuit Preliminary T71L6816A Function Publication Date:Jun. 2001 Revision:0.A ...
Page 18
... Port-base setting for port E Port-base setting for port F PauseFrameSourceAddress[47:40] PauseFrameSourceAddress[39:32] PauseFrameSourceAddress[31:24] PauseFrameSourceAddress[23:16] PauseFrameSourceAddress[15: 8] PauseFrameSourceAddress PauseFrameOnCRC[31:24] PauseFrameOnCRC[23:16] PauseFrameOnCRC[15: 8] PauseFrameOnCRC PauseFrameOffCRC[31:24] PauseFrameOffCRC[23:16] PauseFrameOffCRC[15: 8] PauseFrameOffCRC Preliminary T71L6816A Reserved Reserved Reserved Reserved Reserved Reserved Reserved SPID[3:0] Publication Date:Jun. 2001 Revision:0.A 0 ...
Page 19
... Speed mode, ‘1’ for 100Mb and ‘0’ for 10Mb DuplexMode: Duplex mode, ‘1’ for full-duplex and ‘0’ for half-duplex Taiwan Memory Technology, Copy-Right reserved. DataSheet4U.com Change to products or specifications without notice. 4 DataSheet U .com Preliminary T71L6816A DataSheet4U.com Port-base setting format P. 19 Publication Date:Jun. 2001 Revision:0.A ...
Page 20
... Taiwan Memory Technology, Copy-Right reserved. DataSheet4U.com Change to products or specifications without notice. 4 DataSheet U .com Parameter Storage temperature Operating temperature Description Conditions DataSheet4U.com OUT P. 20 Preliminary T71L6816A unit : C Min. Max. -55 +125 0 70 Min. Typ. Max. = -8mA 0.9 8mA 0.1*V CC 0.5 ...
Page 21
... TXEN and TXD[1: hold time for TXD[1: setup time for CRSDV and RXD[1: hold time for RXD[1:0] 7 Taiwan Memory Technology, Copy-Right reserved. DataSheet4U.com Change to products or specifications without notice. 4 DataSheet U .com Preliminary T71L6816A Description Min. DataSheet4U.com P. 21 unit : ns Typ. Max ...
Page 22
... MDIO on writting 5 T hold time for MDIO on reading 6 T waiting time required after reset reset Taiwan Memory Technology, Copy-Right reserved. DataSheet4U.com Change to products or specifications without notice. 4 DataSheet U .com Preliminary T71L6816A Description Min. DataSheet4U.com P. 22 unit : ns Typ. Max. - SYSCLK* SYSCLK* ...