ISL90841 Intersil Corporation, ISL90841 Datasheet

no-image

ISL90841

Manufacturer Part Number
ISL90841
Description
Low Noise/Low Power/I2C Bus/256 Taps
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL90841WIV1427Z
Manufacturer:
INTERSIL
Quantity:
20 000
Low Noise, Low Power I
The ISL90841 integrates four digitally controlled
potentiometers (XDCP) on a monolithic CMOS integrated
circuit.
The digitally controlled potentiometers are implemented with
a combination of resistor elements and CMOS switches. The
position of the wipers are controlled by the user through the
I
Wiper Register (WR) that can be directly written to and read
by the user. The contents of the WR controls the position of
the wiper.
All four potentiometers have one terminal tied to GND. The
DCPs can be used as a resistor divider or as two-terminal
variable resistors in a wide variety of applications including
control, parameter adjustments, and signal processing.
Ordering Information
NOTES:
Functional Diagram
2
ISL90841UIV1427
ISL90841UIV1427Z
(Notes 1 & 2)
ISL90841WIV1427
ISL90841WIV1427Z
(Notes 1 & 2)
1. Intersil Pb-free plus anneal products employ special Pb-free
2. Contact factory for availability.
C bus interface. Each potentiometer has an associated
PART NUMBER
material sets; molding compounds/die attach materials and
100% matte tin plate termination finish, which are RoHS
compliant and compatible with both SnPb and Pb-free soldering
operations. Intersil Pb-free products are MSL classified at Pb-
free peak reflow temperatures that meet or exceed the Pb-free
requirements of IPC/JEDEC J STD-020.
14 Ld TSSOP -40 to +85
14 Ld TSSOP -40 to +85
14 Ld TSSOP
14 Ld TSSOP
PACKAGE
(Pb-Free)
(Pb-Free)
®
SDA
SCL
A0
A1
1
2
C
-40 to +85
-40 to +85
Data Sheet
RANGE
TEMP
INTERFACE
www.DataSheet4U.com
®
(°C)
Bus, 256 Taps
GND
V
I
2
CC
C
RESISTANCE
OPTION
R
50K
50K
10K
10K
(Ω)
H0
Quad Digitally Controlled Potentiometers (XDCP™)
1-888-INTERSIL or 321-724-7143
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
R
XDCP is a trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005. All Rights Reserved
W0
R
H1
Features
• Four potentiometers in one package
• 256 resistor taps - 0.4% resolution
• I
• Wiper resistance: 70Ω typical @ 3.3V
• Standby current <5µA max
• Power supply: 2.7V to 5.5V
• 50kΩ, 10kΩ total resistance
• 14 Lead TSSOP
• Pb-free plus anneal available (RoHS compliant)
Pinout
R
2
W1
C serial interface
August 1, 2005
All other trademarks mentioned are the property of their respective owners.
R
H2
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
R
RW3
GND
RW2
SDA
RH3
SCL
RH2
W2
(14 LEAD TSSOP)
R
H3
1
2
3
4
5
6
7
TOP VIEW
ISL90841
R
W3
14
13
12
11
10
9
8
RW0
RH0
VCC
A1
A0
RH1
RW1
ISL90841
FN8094.0

Related parts for ISL90841

ISL90841 Summary of contents

Page 1

... Data Sheet 2 ® Low Noise, Low Power I C The ISL90841 integrates four digitally controlled potentiometers (XDCP monolithic CMOS integrated circuit. The digitally controlled potentiometers are implemented with a combination of resistor elements and CMOS switches. The position of the wipers are controlled by the user through the ...

Page 2

... SCL 4 SDA 5 GND 6 RW2 7 RH2 8 RW1 9 RH1 VCC 13 RH0 14 RW0 2 ISL90841 V CC WR3 DCP3 WR2 DCP2 POWER-UP, INTERFACE, CONTROL AND STATUS LOGIC WR1 DCP1 WR0 DCP0 GND DESCRIPTION “High” terminal of DCP3 “Wiper” terminal of DCP3 interface clock 2 ...

Page 3

... Differential non-linearity (Note 11) Roffset Offset (Note 10) R DCP to DCP matching MATCH (Note 13) TC Resistance temperature coefficient R (Note 14) 3 ISL90841 Recommended Operating Conditions Industrial . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to +85° 2.7V to 5.5V CC +0.3 Power rating of each DCP . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5mW CC Wiper current of each DCP . . . . . . . . . . . . . . . . . . . . . . . . . . ±3.0mA CC TEST CONDITIONS W option U option V = 3.3V @ 25° ...

Page 4

... STOP condition hold time for read, or HD:STO volatile only write t Output data hold time DH (Note 15) t SDA and SCL rise time R (Note 15) 4 ISL90841 TEST CONDITIONS 400kHz; SDA = Open; (for I C, active, SCL read and write states +5.5V interface in standby state ...

Page 5

... TIMING) SDA (OUTPUT TIMING) A0 and A1 Pin Timing START SCL SDA IN A0 ISL90841 TEST CONDITIONS From 70 Total on-chip and off-chip Maximum is determined For Cb = 400pF, max is about 2~2.5kΩ For Cb = 40pF, max is about 15~20kΩ Before START condition ...

Page 6

... T=+25° 100 150 TAP POSITION (DECIMAL) FIGURE 1. WIPER RESISTANCE vs TAP POSITION [I FOR 50kΩ ( TOTAL 6 ISL90841 ) and V(R ) are V(R ) for the DCP register set to FF hex and 00 hex respectively. LSB is the 255 × ---------------- - for 240 decimal -40° ...

Page 7

... CC V =2.7, T=-40°C -0 =5.5, T=-40° 132 TAP POSITION (DECIMAL) FIGURE 7. DNL vs TAP POSITION IN RHEOSTAT MODE FOR 50kΩ (U) 7 ISL90841 (Continued) V =2.7, T=-40° =5.5, T=+85°C CC 200 250 FIGURE 4. INL vs TAP POSITION IN VOLTAGE DIVIDER FIGURE 6. FSerror vs TEMPERATURE FOR 50kΩ (U) V =2.7, T=+25°C ...

Page 8

... TAP POSITION (DECIMAL) FIGURE 11. TC FOR RHEOSTAT MODE IN ppm SIGNAL AT WIPER (WIPER UNLOADED) WIPER MOVEMENT MID POINT FROM 80h TO 7fh FIGURE 13. MIDSCALE GLITCH, CODE 80h to 7Fh (WIPER 0) 8 ISL90841 (Continued FIGURE 10. TC FOR VOLTAGE DIVIDER MODE IN ppm 182 232 ...

Page 9

... Protocol Conventions Data states on the SDA line must change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (See Figure 15). On power-up of the ISL90841 the SDA pin is in the input mode. 9 ISL90841 ...

Page 10

... FIGURE 15. VALID DATA CHANGES, START, AND STOP CONDITIONS SCL FROM MASTER SDA OUTPUT FROM TRANSMITTER SDA OUTPUT FROM RECEIVER START FIGURE 16. ACKNOWLEDGE RESPONSE FROM RECEIVER SIGNALS FROM THE MASTER SIGNAL AT SDA SIGNALS FROM THE ISL90841 S SIGNALS T FROM THE A IDENTIFICATION MASTER R BYTE WITH T R/W=0 SIGNAL AT SDA ...

Page 11

... A Write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition. After each of the three bytes, the ISL90841 responds with an ACK. At this time, the device enters its standby state (See Figure 17). Read Operation A Read operation consist of a three byte instruction followed by one or more Data Bytes (See Figure 18) ...

Page 12

... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 12 ISL90841 14-Lead Plastic, TSSOP, Package Code V14 .025 (.65) BSC .169 (4.3) ...

Related keywords