ISL6141 Intersil Corporation, ISL6141 Datasheet
ISL6141
Available stocks
Related parts for ISL6141
ISL6141 Summary of contents
Page 1
... Data Sheet Negative Voltage Hot Plug Controller The ISL6141 is an 8-pin, negative voltage hot plug controller that allows a board to be safely inserted and removed from a live backplane. Inrush current is limited to a programmable value by controlling the gate voltage of an external N- channel pass transistor. The pass transistor is turned off if the input voltage is less than the Under-Voltage threshold, or greater than the Over-Voltage threshold ...
Page 2
... V EE -48V IN R1 Pin Descriptions PWRGD (ISL6141; L Version) Pin 1 This digital output is an open-drain pull-down device. During start-up the DRAIN and GATE voltages are monitored with two separate comparators. The first comparator looks at the DRAIN pin voltage compared to the internal nominal 1.3V); this measures the voltage drop across PG the external FET and sense resistor ...
Page 3
... DD EE DRAIN Pin 7 - This is the analog input to one of two comparators that control the PWRGD (ISL6141) or PWRGD (ISL6151) outputs. It compares the voltage of the external FET DRAIN to a 1.3V internal reference (V voltage is criticized only until the PWRGD or PWRGD outputs are latched into their active low or high states. The latch is reset when any of the conditions that turn off the GATE occur (UVLO, OV, UV, OC Time-Out) ...
Page 4
... SENSE Pin Current UV PIN UV Pin High Threshold Voltage UV Pin Low Threshold Voltage UV Pin Hysteresis 4 ISL6141, ISL6151 Thermal Information Thermal Resistance (Typical, Note 1) 8 Lead SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Maximum Junction Temperature (Plastic Package 150 Maximum Storage Temperature Range . . . . . . . . . . -65 Maximum Lead Temperature (Soldering 10s .300 ...
Page 5
... OV Pin Low Threshold Voltage OV Pin Hysteresis OV Pin Input Current DRAIN Pin Power Good Threshold (PWRGD/PWRGD active) DRAIN Input Bias Current ISL6141 (PWRGD Pin: L Version) PWRGD Output Low Voltage Output Leakage ISL6151 (PWRGD Pin: H Version) PWRGD Output Low Voltage (PWRGD-DRAIN) PWRGD Output Impedance AC Timing ...
Page 6
... FIGURE 2A. TYPICAL TEST CIRCUIT OV Pin 2V 1.255V 0V t PHLOV 13.6V 1V GATE 0V FIGURE 3A GATE TIMING DRAIN t PHLDL PWRGD FIGURE 4A. DRAIN TO PWRGD TIMING (ISL6141 GATE GATE GATE PWRGD 1.0V FIGURE 5A. GATE TO PWRGD (ISL6141) 6 ISL6141, ISL6151 + 48V - DRAIN DRAIN ...
Page 7
... FET threshold) FIGURE 6. SENSE TO GATE TIMING Typical Performance Curves 4.5 4 3.5 3 2.5 2 1 Supply Voltage (VDD) FIGURE 9. SUPPLY CURRENT VS. SUPPLY VOLTAGE (25 7 ISL6141, ISL6151 (Continued) 0V 13.6V FIGURE 7. SENSE TO GATE (Hard Fault) TIMING UV t PHLCB GATE 1.0V 1.0V FIGURE 8. CURRENT LIMIT TO GATE TIMING 2.3 2.25 2.2 2.15 2.1 2. ...
Page 8
... Temperature (C) FIGURE 13. GATE VOLTAGE VS TEMPERATURE 13.9 13.8 13.7 13.6 13.5 13.4 -40 - Temperature (C) FIGURE 15. GATE VOLTAGE VS TEMPERATURE ISL6141, ISL6151 (Continued 100 = 80V FIGURE 12. GATE VOLTAGE VS SUPPLY VOLTAGE ( 13.9 13.8 13.7 13.6 13.5 13 100 -40 = 48V FIGURE 14. GATE VOLTAGE VS TEMPERATURE, V ...
Page 9
... FIGURE 18. HARD FAULT GATE PULL-DOWN CURRENT 1.6 1.4 1.2 1 0.8 0.6 0.4 0 100 -40 FIGURE 20. PWRGD (ISL6141 1 100 -40 FIGURE 22. DRAIN to PWRGD / PWRGD TRIP VOLTAGE - Temperature (C) (200mV COMPARATOR) VS TEMPERATURE (1 ma) - Temperature (C) VS TEMPERATURE ...
Page 10
... R4, R5 together set the Under-Voltage (UV) and Over- Voltage (OV) trip points. When the power supply ramps up and down, these trip points (and their hysteresis) will determine when the GATE is allowed to turn on and off (UV and OV do not control the PWRGD / PWRGD output). The 10 ISL6141, ISL6151 ...
Page 11
... voltage roughly equal to V (where Cgs is the FET gate-source capacitance) before the ) and pin 5 (SENSE) ISL6141/2 could power up and actively pull the gate low. Place C1 in parallel with the gate capacitance of Q1; isolate them from C2 by R3. C1= [(Vinmax - Vth)/Vth] * (C2+Cgd) - where Vth is the FET’ ...
Page 12
... Inrush Current Control The primary function of the ISL6141 hot plug controller is to control the inrush current. When a board is plugged into a live backplane, the input capacitors of the board’s power supply circuit can produce large current transients as they charge up. This can cause glitches on the system power supply (which can affect other boards!), as well as possibly cause some permanent damage to the power supply ...
Page 13
... The UV and OV pins can be used to detect Over-Voltage and Under-Voltage conditions on the input supply and quickly shut down the external FET. Each pin is tied ISL6141, ISL6151 internal comparator with a nominal reference of 1.255V. A resistor divider between the V used to set the trip points on the UV and OV pins. If the ...
Page 14
... UV and OV pins (tied to the short pin ground) are biased. This ensures proper control of the GATE is maintained during power up. This is not a requirement for the ISL6141/51 however the circuit will perform properly if a short pin scheme is implemented (reference Figure 34). Supply ramping ...
Page 15
... ENABLE input pin to turn off. A hot plug IC, such as the ISL6141 is often used to gate power to a brick, DRAIN as well as turn it on. Many bricks have both logic polarities available (Enable input) ...
Page 16
... The brick’s output capacitance is also determined by the system, including load regulation considerations. However, it can affect the ISL6141/51, depending upon how it is enabled. For example, if the PWRGD signal is not used to enable the brick, the following could occur. Sometime during the inrush current time, as the main power supply starts charging the brick input capacitors, the brick itself will start working, and start charging its output capacitors and load ...
Page 17
... PWRGD ISL6141 OV V SENSE GATE FIGURE 35. ISL6141/51 SAMPLE LAYOUT (NOT TO SCALE) BOM (Bill Of Materials 0. 18k R4 = 549k R5 = 6.49k R6 = 10k C1 = 150nF (25V 3.3nF (100V IRF530 (100V, 17A, 0.11 GND G DRAIN FET S -48V OUT GND DRAIN (LOAD) ...
Page 18
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 18 ISL6141, ISL6151 ISL6141, ISL6151 M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC M ...