ISL6140 Intersil Corporation, ISL6140 Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
ISL6140
Manufacturer Part Number
ISL6140
Description
Negative Voltage Hot Plug Controller
Manufacturer
Intersil Corporation
Datasheet
1.ISL6140.pdf
(17 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL6140CBZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6140CBZ-T
Manufacturer:
INTERSIL
Quantity:
20 000
Company:
Part Number:
ISL6140IB
Manufacturer:
HARRIS
Quantity:
5 536
Part Number:
ISL6140IBZ
Manufacturer:
INTERSIL
Quantity:
20 000
Company:
Part Number:
ISL6140IBZ-T
Manufacturer:
Intersil
Quantity:
4
Company:
Part Number:
ISL6140IBZ-T
Manufacturer:
Intersil
Quantity:
14 000
ISL6150 (H version; Figure 9): Under normal conditions
(DRAIN < VPG), the Q3 DMOS will be on, shorting the
bottom of the internal resistor to VEE, and turning Q2 off. If
the pull-up current from the external module is high enough,
the voltage drop across the 6.2kΩ resistor will look like a
logic high (relative to DRAIN). Note that the module is only
referenced to DRAIN, not VEE (but under normal conditions,
the FET is on, and the DRAIN and VEE are almost the same
voltage).
When the DRAIN voltage is high compared to VPG, Q3
DMOS turns off, and the resistor and Q2 clamp the PWRGD
pin to one diode drop (~0.7V) above the DRAIN pin. This
should be able to pull low against the module pull-up current,
and disable the module.
Applications: GATE pin
To help protect the external FET, the output of the GATE pin
is internally clamped; up to an 80V supply, it will not be any
higher than 15V (nominal 14V). From about 18V down to
10V, the GATE voltage will be around 4V below the supply
voltage; at 10V supply, the minimum GATE voltage is 5.4V
(worst case is at -40
Applications: Optional Components
In addition to the typical application, and the variations
already mentioned, there are a few other possible
components that might be used in specific cases. See
Figure 29 for some possibilities.
If the input power supply exceeds the 100V absolute
maximum rating, even for a short transient, that could cause
permanent damage to the IC, as well as other components
on the board. If this cannot be guaranteed, a voltage
suppressor (such as the SMAT70A, D1) is recommended.
When placed from VDD to VEE on the board, it will clamp
the voltage.
If transients on the input power supply occur when the
supply is near either the OV or UV trip points, the GATE
could turn on or off momentarily. One possible solution is to
add a filter cap C4 to the VDD pin, through isolation resistor
R10. A large value of R10 is better for the filtering, but be
aware of the voltage drop across it. For example, a 1kΩ
resistor, with 1mA of IDD would have 1V across it and
(SECTION OF) ISL6150
(H VERSION)
(1.7V)
VPG
+
-
FIGURE 9. ACTIVE HIGH ENABLE MODULE
+
-
VDD
o
Q3
RPG
6.2K
C).
VEE
Q2
10
PWRGD
DRAIN
CL
+
VIN+
ON/OFF
ACTIVE HIGH
VIN-
MODULE
ENABLE
VOUT+
VOUT-
ISL6140, ISL6150
dissipate 1mW. Since the UV and OV comparators are
referenced with respect to the VEE supply, they should not
be affected. But the GATE clamp voltage could be offset by
the voltage across the extra resistor.
If there are negative transients on the DRAIN pin, blocking
diodes may help limit the amount of current injected into the
IC substrate. General purpose diodes (such as 1N4148)
may be used. Note that the ISL6140 (L version) requires one
diode, while the ISL6150 (H version) requires two diodes.
One consequence of the added diodes it that the V
voltage is offset by each diode drop.
The switch SW1 is shown as a simple pushbutton. It can be
replaced by an active switch, such as an NPN or NFET; the
principle is the same; pull the UV node below its trip point,
and then release it (toggle low). To connect an NFET, for
example, the drain goes to UV; the source to VEE, and the
gate is the input; if it goes high (relative to VEE), it turns the
NFET on, and UV is pulled low. Just make sure the NFET
resistance is low compared to the resistor divider, so that it
has no problem pulling down against it.
R8 is a pull-up resistor for PWRGD, if there is no other
component acting as a pull-up device. The value of R8 is
determined by how much current you want when pulled low
(also affected by the VDD voltage); and you want to pull it
low enough for a good logic low level. An LED can also be
placed in series with R8, if desired. In that case, the criteria
is the LED brightness versus current.
R7 and C3 are used to delay the Over-Current shutdown, as
described in the OV and UV section.
Applications: “Brick” Regulators
One of the typical loads used are DC/DC regulators, some
commonly known as “brick” regulators, (partly due to their
shape, and because it can be considered a “building block”
of a system). For a given input voltage range, there are
usually whole families of different output voltages and
current ranges. There are also various standardized sizes
and pinouts, starting with the original “full” brick, and since
getting smaller (half-bricks and quarter-bricks are now
common).
Other common features may include: all components
(except some filter capacitors) are self-contained in a
molded plastic package; external pins for connections; and
often an ENABLE input pin to turn it on or off. A hot plug IC,
such as the ISL6140, is often used to gate power to a brick,
as well as turn it on.
Many bricks have both logic polarities available (Enable Hi or
Lo input); select the ISL6140 (L version) and ISL6150 (H
version) to match. There is little difference between them,
although the L version output is usually simpler to interface.
The Enable input often has a pull-up resistor or current
source, or equivalent built in; care must be taken in the
PG