ISL34341 Intersil Corporation, ISL34341 Datasheet

no-image

ISL34341

Manufacturer Part Number
ISL34341
Description
WSVGA 24-Bit Long-Reach Video SERDES
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL34341INZ
Manufacturer:
Intersil
Quantity:
33
Part Number:
ISL34341INZ
Manufacturer:
Intersil
Quantity:
10 000
Part Number:
ISL34341INZ
Manufacturer:
INTERSIL
Quantity:
600
Part Number:
ISL34341INZ
Manufacturer:
INTERSIL
Quantity:
8 000
Part Number:
ISL34341INZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL34341INZ-T13
Manufacturer:
Intersil
Quantity:
10 000
www.DataSheet4U.com
WSVGA 24-Bit Long-Reach Video
SERDES with Bi-directional Side-Channel
The ISL34341 is a serializer/deserializer of LVCMOS parallel
video data. The video data presented to the serializer on the
parallel LVCMOS bus is serialized into a high-speed
differential signal. This differential signal is converted back to
parallel video at the remote end by the deserializer. It also
transports auxiliary data bi-directionally over the same link
during the video vertical retrace interval.
I
devices on the remote side of the link. An I
be placed on either side of the link allowing bi-directional I
communication through the link to the external devices on
the other side. Both chips can be fully configured from a
single controller or independently by local controllers.
Ordering Information
ISL34341INZ* ISL34341INZ -40 to +85 64 Ld EPTQFP Q64.10x10C
*Add “-T13” suffix for tape and reel. Please refer to TB347 for details on
reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ
special Pb-free material sets, molding compounds/die attach materials,
and 100% matte tin plate plus anneal (e3 termination finish, which is
RoHS compliant and compatible with both SnPb and Pb-free soldering
operations). Intersil Pb-free products are MSL classified at Pb-free peak
reflow temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
2
C bus mastering allows the placement of external slave
NUMBER
(Note)
PART
S O U R C E
V ID E O
MARKING
24
PART
RG BA/B/C
VSYN C
HSYN C
DATAEN
PC LK _IN
®
3.3V
RANGE
TEMP.
(°C)
1
ISL34341
Data Sheet
1.8V
PACKAGE
(Pb-free)
VDD _IO
2
C controller can
SERIO P
SER IO N
VD D_IO
27nF
27nF
DWG. #
1-888-INTERSIL or 1-888-468-3774
PKG.
10m D IFFER EN TIAL CABLE
2
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
C
REF_C LK
Features
• 24-bit RGB transport over single differential pair
• 6MHz to 40MHz pixel clock rates
• Bi-directional auxiliary data transport without extra
• I
• 40MHz PCLK transports
• Internal 100Ω termination on high-speed serial lines
• DC balanced with industry standard 8b/10b line code
• Hot plugging with automatic resynchronization every line
• 16 programmable settings each for transmitter amplitude
• Programmable power-down of the transmitter and the
• Same device for serializer and deserializer simplifies
• I
• 8kV ESD rating for serial lines
• Pb-free (RoHS compliant)
Applications
• Navigation and display systems
• Video entertainment systems
• Industrial computing terminals
• Remote cameras
December 15, 2008
bandwidth and over the same differential pair
controller on either the serializer or deserializer
- SVGA 800x600 @ 70fps, 16% blanking
- WSVGA 1024x600 @ 60fps, 8% blanking
allows AC-coupling
- Provides immunity against ground shifts
boost and pre-emphasis and receiver equalization allow
for longer cable lengths and higher data rates
receiver
inventory
2
2
C Bus Mastering to the remote side of the link with a
C communication interface
27nF
27nF
All other trademarks mentioned are the property of their respective owners.
PC LK _IN
SERIO P
SER IO N
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
3.3V
ISL34341
Copyright Intersil Americas Inc. 2008. All Rights Reserved
1.8V
VD D_IO
VDD _IO
PC LK _O UT
RG BA/B/C
D ATAEN
HSYNC
VSYNC
ISL34341
24
FN6827.0
V ID E O
S IN K

Related parts for ISL34341

ISL34341 Summary of contents

Page 1

... RANGE (Note) MARKING (°C) ISL34341INZ* ISL34341INZ - EPTQFP Q64.10x10C *Add “-T13” suffix for tape and reel. Please refer to TB347 for details on reel specifications. NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, ...

Page 2

... RGBA7 RGBB0 RGBB1 RGBB2 RGBB3 GND_IO Block Diagram SCL SDA RAM 3 V/H/DE TDM RGB 24 VIDEO_TX (HI) PCLK_IN (REF_CLK WHEN VIDEO_TX IS LO) PCLK_OUT 2 ISL34341 ISL34341 (64 LD TQFP) TOP VIEW MUX 8b/10b DEMUX CDR x30 ÷30 32 ...

Page 3

... Digital Supply Current PLL/VCO Supply Current Analog Bias Supply Current Total 1.8V Supply Current Total 3.3V Supply Current 3 ISL34341 Thermal Information Thermal Resistance (Typical, Notes 1, 2) EPTQFP Maximum Power Dissipation 327mW Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +125°C Maximum Storage Temperature Range . . . . . . . . . .-65°C to +150°C Operating Temperature Range . . . . . . . . . . . . . . . . .-40° ...

Page 4

... DESERIALIZER REFERENCE CLOCK (REF_CLK IS FED INTO PCLK_IN) REF_CLK Lock Time REF_CLK to PCLK_OUT Maximum Frequency Offset HIGH-SPEED TRANSMITTER HS Differential Output Voltage, Transition Bit HS Differential Output Voltage, Non-Transition Bit VOD 4 ISL34341 = +25°C, Ref_Res = 3.16kΩ, High-speed AC-coupling A SYMBOL CONDITIONS RSTB = GND; spec is per device V ...

Page 5

... PIN NUMBER PIN NAME 52 to 63, RGBA[7:0 RGBB[7:0], RGBC[7:0] 22 HSYNC 23 VSYNC 21 DATAEN 26 PCLK_IN 51 PCLK_OUT 41, 40 SERIOP, SERION 24 HSYNCPOL 25 VSYNCPOL 5 ISL34341 = +25°C, Ref_Res = 3.16kΩ, High-speed AC-coupling A SYMBOL CONDITIONS V OCM Δ OUT t Part-to-part LPD t t 20 SKEW t RJ ...

Page 6

... The various differently-named Ground pins are internally weakly connected. They must be tied together externally. The different names are provided to assist in minimizing the current loops involved in bypassing the associated supply VDD pins. In particular, for ESD testing, they should be considered a common connection. 6 ISL34341 SERIALIZER CMOS input for video flow direction 1: video serializer ...

Page 7

... Diagrams VIDEO_TX = 1 PCLK_IN t IS RGB[A:C][7:0] HSYNC VSYNC DATAEN FIGURE 2. PARALLEL VIDEO INPUT TIMING [HSYNCPOL = 0, VSYNCPOL = 0, PCLKPOL (reg ISL34341 VOD TR FIGURE 1. VOD vs TXCN SETTING 1 VALID DATA VALID DATA t IS VOD NTR TXCN 0x00 0x0F 0xF0 0xFF t IDC DATA IGNORED ...

Page 8

... FIGURE 3. PARALLEL VIDEO OUTPUT TIMING [HSYNCPOL = 0, VSYNCPOL = 0, PCLKPOL (reg Applications Overview A pair of ISL34341 SERDES transports 24-bit parallel video (16-bit parallel video for the ISL34321) along with auxiliary data over a single 100Ω differential cable either to a display or from a camera. Auxiliary data is transferred in both directions and can be used for remote configuration and telemetry ...

Page 9

... IC. Figure 4 shows the grounding of the various capacitors to the pin corresponding to the supply pin. Although all the ground 9 ISL34341 supplies are tied together, the PCB layout should be arranged to emulate this arrangement, at least for the smaller value (high frequency) capacitors, as much as possible ...

Page 10

... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 10 ISL34341 2 C FN6827.0 ...

Page 11

... MIN GAGE PLANE 0.25 0.010 PIN 1 EJECTOR PIN MARK NOT PIN # EJECTOR PIN MARK NOT PIN #1 ID BOTTOM VIEW 11 ISL34341 D D1 - -13 -H- D2 Q64.10x10C (JEDEC MS-026ACD-HU ISSUE D) 64 LEAD THIN PLASTIC QUAD FLATPACK EXPOSED ...

Related keywords