ISL12029 Intersil Corporation, ISL12029 Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
ISL12029
Manufacturer Part Number
ISL12029
Description
Real Time Clock/Calendar
Manufacturer
Intersil Corporation
Datasheet
1.ISL12029.pdf
(28 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISL12029AIB27Z
Manufacturer:
Intersil
Quantity:
2 478
Company:
Part Number:
ISL12029AIV27Z
Manufacturer:
Intersil
Quantity:
975
Company:
Part Number:
ISL12029IB30AZ
Manufacturer:
Intersil
Quantity:
950
Company:
Part Number:
ISL12029IBZ
Manufacturer:
Intersil
Quantity:
950
Company:
Part Number:
ISL12029IV27Z
Manufacturer:
Intersil
Quantity:
768
www.DataSheet4U.com
Serial Interface (I
DC/AC Characteristics
NOTES:
1. IRQ/F
2. V
3. V
4. Bit BSW = 0 (Standard Mode), VBAT ≥ 1.8V.
5. Specified at 25°C.
6. In order to ensure proper timekeeping, the V
7. Parameter is not 100% tested.
8. t
SYMBOL
t
t
t
t
t
t
SU:STO
HD:STO
SU:STA
HD:STA
SU:DAT
HD:DAT
t
Cpin
HIGH
sequence of a serial interface Write operation, to the end of the self-timed internal non-volatile write cycle.
t
t
WC
Cb
WC
DH
t
t
IL
RESET
R
F
= V
is the minimum cycle time to be allowed for any non-volitile Write by the user, it is the time from valid STOP condition at the end of Write
OUT
DD
= 2.63V (VDD must be greater than V
Clock HIGH Time
START Condition Setup Time
START Condition Hold Time
Input Data Setup Time
Input Data Hold Time
STOP Condition Setup Time
STOP Condition Hold Time for
Read, or Volatile Only Write
Output Data Hold Time
SDA and SCL Rise Time
SDA and SCL Fall Time
Capacitive Loading of SDA or SCL Total on-chip and off-chip
SDA, and SCL Pin Capacitance
Non-Volatile Write Cycle Time
x 0.1, V
Inactive (no frequency output and no alarms).
IH
2
C) Specifications
PARAMETER
= V
DD
x 0.9, f
6
SCL
= 400kHz.
(Continued)
DD SR-
Measured at the 70% of V
crossing.
SCL rising edge to SDA falling
edge. Both crossing 70% of V
From SDA falling edge crossing
30% of V
crossing 70% of V
From SDA exiting the 30% to
70% of V
edge crossing 30% of V
From SCL falling edge crossing
70% of V
30% to 70% of V
From SCL rising edge crossing
70% of V
crossing 30% of V
From SDA rising edge to SCL
falling edge. Both crossing 70%
of V
From SCL falling edge crossing
30% of V
30% to 70% of V
From 30% to 70% of V
From 70% to 30% of V
RESET
DD
specification must be followed.
), VBAT = 0V.
.
DD
DD
DD
DD
DD
CONDITIONS
, until SDA enters the
window, to SCL rising
, to SDA rising edge
to SCL falling edge
to SDA entering the
ISL12029
DD
DD
DD
DD
window.
window.
.
.
DD
DD
DD
DD
DD
.
0.1 x Cb
0.1 x Cb
20 +
20 +
MIN
600
600
600
100
600
600
10
0
0
TYP
12
MAX
250
250
400
10
20
UNITS
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
pF
pF
April 17, 2006
NOTES
FN6206.4
8