P102-03SCL PhaseLink Corp., P102-03SCL Datasheet - Page 5

• Manufacturer Part Number: P102-03SCL
• Description: Low Skew Output Buffer
• Manufacturer: PhaseLink Corp.

47745 Fremont Blvd., Fremont, California 94538 Tel [phone] Fax [phone] www.phaselink.com Rev 02/23/06 Page 5
Output-Output Skew
The skew between CLKOUT and the CLK(1-4) outputs is not dynamically adjusted by the
PLL. Since CLKOUT is one of the inputs to the PLL, zero phase difference is maintained
from REF to CLKOUT. If all outputs are equally loaded, zero phase difference will
maintained from REF to all outputs.
If applications requiring zero output-output skew, all the outputs must equally loaded.
If the CLK(1-4) outputs are less loaded than CLKOUT, CLK(1-4) outputs will lead it; if the
CLK(0-4) is more loaded than CLKOUT, CLK(1-4) will lag the CLKOUT.
Since the CLKOUT and the CLK(1-4) outputs are identical, they all start at the same time,
but difference loads cause them to have different rise times and different times crossing
the measurement thresholds.
REF input and all outputs loaded equally
REF input and CLK(1-4) outputs loaded equally, with
CLK(1-4) more loaded than CLKOUT.
CLKOUT
CLK(1-4)
CLKOUT
CLK(1-4)
REF
REF
Zero Delay
Delayed
REF input and CLK(1-4) outputs loaded equally,
with CLK(1-4) less loaded than CLKOUT.
CLKOUT
CLK(1-4)
REF
Low Skew Output Buffer
Advanced
PLL102-03