MT9075B Mitel Networks Corporation, MT9075B Datasheet - Page 25

no-image

MT9075B

Manufacturer Part Number
MT9075B
Description
E1 Single Chip Transceiver
Manufacturer
Mitel Networks Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT9075BL
Quantity:
5 510
Part Number:
MT9075BL
Manufacturer:
ZARLINK
Quantity:
490
Part Number:
MT9075BL
Manufacturer:
ZARLINK
Quantity:
20 000
Part Number:
MT9075BL1
Manufacturer:
ZARLINK
Quantity:
5
Part Number:
MT9075BP
Manufacturer:
MT
Quantity:
1 000
Part Number:
MT9075BP
Manufacturer:
MITEL
Quantity:
199
Part Number:
MT9075BP
Manufacturer:
ZARLINK
Quantity:
20 000
Preliminary Information
individual counters overflow. These bits stay high
until the register is read.
PRBS Error Counter (PS7-0)
There are two 8 bit counters associated with PRBS
comparison; one for errors and one for time. Any
errors that are detected in the receive PRBS will
increment the PRBS Error Rate Counter of page
04H, address 10H. Writes to this counter will clear an
8 bit counter, PSM7-0 (page 01H, address 11H)
which
maskable PRBS counter overflow (PRBSO) interrupt
(page 1, address 19H) is associated with this
counter.
CRC Multiframe Counter for PRBS (PSM7-0)
This eight bit counter counts receive CRC-4
multiframes. It can be directly loaded via the
microport. The counter will also be automatically
cleared in the event that the PRBS error counter is
written to by the microport. This counter is located on
page 04H, address 11H.
E-bit Counter (EC9-0)
E-bit errors are counted by the MT9075B in order to
support compliance with ITU-T requirements. This
ten bit counter is located on page 04H, addresses
13H and 14H respectively. It is incremented by single
error events, with a maximum rate of twice per CRC-
4 multiframe.
There are two maskable interrupts associated with
the E-bit error measurement. EBI (page 1, address
1CH) is initiated when the least significant bit of the
counter toggles, and EBO (page 01H, address 1DH)
is initiated when the counter overflows.
Jitter FIFO Counter (JFC7-0)
This is an eight bit counter that is incremented when
the FIFO read pointer comes within 4 words of an
underflow or overflow condition. During this time the
read clock will abruptly speed-up or slow-down to
avoid an overflow or underflow condition. This
counter is located on page 04H, address 15H.
Loss of Synchronization Counter (LBF7-0)
This eight bit counter increments with each loss of
basic frame alignment. This programmable counter
is located on page 04H, address 17H.
counts
receive
CRC-4
multiframes.
A
Bit Error Rate Counter (BR7-BR0)
An 8 bit Error Rate (BERT) counter BR7 - BR0 is
located on page 04H address 18H, and is
incremented once for every bit detected in error on
either the seven frame alignment signal bits.
There are two maskable interrupts associated with
the bit error rate measurement. BERI (page 01H,
address 1CH) is initiated when the least significant
bit of the BERT counter (BR0) toggles, and BERO
(page 01H, address 1DH) is initiated when the BERT
counter value changes from FFH to 00H.
Errored FAS Counter (EFAS7-EFAS0)
An eight bit Frame Alignment Signal Error counter
EFAS7 - EFAS0 is located on page 04H address
1AH, and is incremented once for every receive
frame alignment signal that contains one or more
errors.
There are two maskable interrupts associated with
the frame alignment signal error measurement. FERI
(page 01H, address 1BH) is initiated when the least
significant bit of the errored frame alignment signal
counter toggles, and FERO (page 01H, address
1DH) is initiated when the counter changes from
FFH to 00H.
Bipolar Violation Error Counter (BPV15-BPV0)
The bipolar violation error counter will count bipolar
violations or encoding errors that are not part of
HDB3 encoding. This counter BPV15-BPV0 is 16
bits long (page 04H, addresses 1DH and 1CH) and
is incremented once for every BPV error received. It
should be noted that when presetting or clearing the
BPV error counter, the least significant BPV counter
address should be written to before the most
significant location.
There are two maskable interrupts associated with
the bipolar violation error measurement. BPVI (page
01H, address 1CH) is initiated when the least
significant bit of the BPV error counter toggles.
BPVO (page 01H, address 1BH) is initiated when the
counter changes from FFFFH to 0000H.
CRC Error Counter (CC9-0)
CRC-4 errors are counted by the MT9075B in order
to support compliance with ITU-T requirements. This
ten bit counter is located on page 04H, addresses
1EH and 1FH respectively. It is incremented by
MT9075B
25

Related parts for MT9075B