MT28F322D20 Micron Technology, MT28F322D20 Datasheet - Page 14
![no-image](/images/no-image-200.jpg)
MT28F322D20
Manufacturer Part Number
MT28F322D20
Description
(MT28F322D18 / MT28F322D20) FLASH MEMORY
Manufacturer
Micron Technology
Datasheet
1.MT28F322D20.pdf
(44 pages)
2 Meg x 16 Async/Page/Burst Flash Memory
MT28F322D20FH_4.p65 – Rev. 4, Pub. 7/02
MODE
Read (array, status registers,
device identification register, or
query)
Standby
Output disable
Reset
Write
STATUS
BIT #
SR7
SR6
SR5
SR4
SR3
SR2
SR1
SR0
WSMS
7
STATUS REGISTER BIT
WRITE STATE MACHINE STATUS (WSMS) Check write state machine bit first to determine word
1 = Ready
0 = Busy
ERASE SUSPEND STATUS (ESS)
1 = BLOCK ERASE Suspended
0 = BLOCK ERASE in
ERASE STATUS (ES)
1 = Error in Block Erasure
0 = Successful BLOCK ERASE
PROGRAM STATUS (PS)
1 = Error in PROGRAM
0 = Successful PROGRAM
V
1 = V
0 = V
PROGRAM SUSPEND STATUS (PSS)
1 = PROGRAM Suspended
0 = PROGRAM in Progress/Completed
BLOCK LOCK STATUS (BLS)
1 = PROGRAM/ERASE Attempted on a
0 = No Operation to Locked Blocks
RESERVED FOR FUTURE ENHANCEMENT This bit is reserved for future use.
PP
STATUS (V
Progress/Completed
Abort
Locked Block; Operation Aborted
PP
PP
Low Detect, Operation
= OK
ESS
6
PP
S)
ES
5
Status Register Bit Definitions
RST#
V
V
V
V
V
IH
IH
IH
IH
IL
Bus Operations
PS
CE#
4
V
V
V
V
X
IH
IH
sets both WSMS and ESS bits to “1.” ESS bit remains set to “1”
program or block erase completion, before checking program
or erase status bits.
When ERASE SUSPEND is issued, WSM halts execution and
until an ERASE RESUME command is issued.
When this bit is set to “1,” WSM has applied the maximum
number of erase pulses to the block and is still unable to
verify successful block erasure.
When this bit is set to “1,” WSM has attempted but failed to
program a word.
The V
the V
the program or erase command sequences have been entered
and informs the system if V
checked before the PROGRAM/ERASE is verified by the WSM.
When PROGRAM SUSPEND is issued, WSM halts execution and
sets both WSMS and PSS bits to “1.” PSS bit remains set to “1”
until a PROGRAM RESUME command is issued.
If a PROGRAM or ERASE operation is attempted to one of the
locked blocks, this is set by the WSM. The operation specified
is aborted and the device is returned to read status mode.
IL
IL
Table 6
Table 7
ASYNC/PAGE/BURST FLASH MEMORY
14
PP
PP
level. The WSM interrogates the V
status bit does not provide continuous indication of
ADV#
V
V
X
X
X
V
IL
IL
PP
3
S
Micron Technology, Inc., reserves the right to change products or specifications without notice.
OE#
V
V
X
X
X
IH
IL
DESCRIPTION
PSS
2
PP
< 0.9V. The V
WE#
V
V
X
X
X
IH
IL
ADDRESS DQ0–DQ15
BLS
1
PP
PP
2 MEG x 16
X
X
X
X
X
level only after
level is also
©2002, Micron Technology, Inc.
High-Z
High-Z
High-Z
D
D
R
0
OUT
IN