DS3150 Maxim Integrated Products, DS3150 Datasheet - Page 16

no-image

DS3150

Manufacturer Part Number
DS3150
Description
3.3V T3 / E3 / STS-1 Line Interface Unit
Manufacturer
Maxim Integrated Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3150
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS3150G
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3150GN
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3150Q
Manufacturer:
DALLAS
Quantity:
12 388
Part Number:
DS3150Q
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3150Q+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS3150Q+
Manufacturer:
Maxim
Quantity:
241
Part Number:
DS3150Q+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3150Q+
Manufacturer:
MAXIM
Quantity:
12
Part Number:
DS3150Q+T&R
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3150Q/QN
Manufacturer:
DALLAS
Quantity:
12 388
Part Number:
DS3150QN
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS3150QN+
Manufacturer:
SYNQOR
Quantity:
124
1.4 Jitter Attenuator
The DS3150 contains an on-board jitter attenuator (JA) that can be placed in the receive path or in the
transmit path or disabled. This selection is made using the RMON and TTS input pins. See
selection details.
Figure 1-8
The jitter attenuator consists of a narrowband PLL to retime the selected clock, a 16 x 2-bit FIFO to
buffer the associated data while the clock is being retimed, and logic to prevent over/underflow of the
FIFO in the presence of very large jitter amplitudes.
The jitter attenuator requires a transmission-quality master clock (i.e., ±20ppm frequency accuracy and
low jitter). When enabled in the receive path, the JA can obtain its master clock from the MCLK pin or
the TCLK pin. If the signal on the MCLK pin is toggling, the JA uses the signal on MCLK as its master
clock. If MCLK is high or floating, the JA uses the signal on the TCLK pin as its master clock. When
enabled in the transmit path, the JA must take its master clock from the MCLK pin. The selected master
clock is also used by the clock and data recovery block.
The JA has a loop bandwidth of master_clock / 2058874 (see corner frequencies in
attenuates jitter at frequencies higher than the loop bandwidth while allowing jitter (and wander) at lower
frequencies to pass through relatively unaffected.
Figure 1-8. Jitter Attenuation and Jitter Transfer
Jitter
Attenuation
(dB)
Note: Jitter attenuation and jitter transfer are not tested during production test.
also shows the jitter transfer of the receiver when the JA is disabled.
-10
-20
-30
0
Figure 1-8
25.2Hz (STS-1)
21.7Hz (DS3)
16.7Hz (E3)
10
DS3150
DS3 / E3 / STS-1
Minimum Jitter
Attenuation with
Jitter Attenuator
Enabled
27Hz
shows the minimum jitter attenuation for the device when the JA is enabled.
40Hz
DS3 [GR-253 (1999)]
Category I
100
Frequency (Hz)
1k
1k
16 of 27
DS3 [GR-499 (1995)]
Category I
10k
STS-1
[GR-253 (1999)]
Category II
E3 [TBR24 (1997)]
DS3 [GR-499 (1999)]
Category II
40k 59.6k
100k
>150k
DS3150
Typical
Receiver Jitter
Transfer with
Figure
Jitter Attenuator
Disabled
1M
Table 2-C
1-8). The JA
for

Related parts for DS3150