TSS461 ATMEL Corporation, TSS461 Datasheet - Page 30

no-image

TSS461

Manufacturer Part Number
TSS461
Description
VAN Data Link Controller
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TSS461
Manufacturer:
ATMEL
Quantity:
9 500
Part Number:
TSS461
Manufacturer:
ROHM
Quantity:
1 005
Part Number:
TSS461C-TDRZ
Manufacturer:
TEMIC
Quantity:
20 000
Part Number:
TSS461C:R
Manufacturer:
TOSH
Quantity:
4 895
Part Number:
TSS461C:R
Manufacturer:
TEMIC
Quantity:
1 000
Part Number:
TSS461C:R
Manufacturer:
TEMIC
Quantity:
20 000
Part Number:
TSS461E
Quantity:
1 143
Part Number:
TSS461F-9
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
TSS461FTDRZ9
Manufacturer:
ATMEL
Quantity:
4 866
NRTR [3:0]:
IDTR [3:0]:
Last Error Status Register (0x07)
BOC: Buffer Occupied
BOV: Buffer Overflow
FCSE: Framing Check
Sequence Error
ACKE: Acknowledge
Error
30
TSS461E
Number of retries done successfully in transmission. In case of reception NRTR[3:0] is
undefined.
Channel number that was successfully transmitted, received or exceeded its retry count.
BOV indicates that the buffer length setup in the Channel Status Register was shorter than the
number of bytes received plus 1, therefore, some data got lost.
One: BOV active
Zero: BOV inactive
FCSE indicates a mismatch between the FCS received and the FCS calculated
One: FCSE active
Zero: FCSE inactive
ACKE indicates a physical violation or collision on ACK field of the frame when the TSS463 is
produced.
One: ACKE active
Zero: ACKE inactive
Read only register.
Default value after reset: 0×00.
The Last Error Status Register contains the error code for the last transmission or reception
attempt. It is updated after each attempt, i.e. several error codes can be reported during one
single transmission (with several retries).
When one channel configured in “Reply request” mode has its “received” bit set when it
attempts to transmit its request.
BOC with the link capability between two channels sharing the same received buffer is set
when one channel has already set its “received” bit in its “Message length and status
Channel register” and a receive is attempted on the other one.
7
x
BOC
6
BOV
5
4
x
FCSE
3
ACKE
2
CV
1
4194C–AUTO–01/06
FV
0

Related parts for TSS461