TS83102G0B ATMEL Corporation, TS83102G0B Datasheet - Page 35

no-image

TS83102G0B

Manufacturer Part Number
TS83102G0B
Description
10-bit 2 GSPS ADCthis State-of-the-art 10-bit 2 GSPS Converter Offers an Unprecedented Bandwidth of 3.3 GHZ And Excellent Band Flatness, Allowing to Directly Digitize Very High if Signals (2nd And 3rd Nyquist Zones) With High Linearity : The SFDR Rem
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TS83102G0BCGL
Manufacturer:
E2V
Quantity:
20 000
Part Number:
TS83102G0BMGS
Manufacturer:
E2V
Quantity:
20 000
Part Number:
TS83102G0BVGL
Manufacturer:
E2V
Quantity:
20 000
Definition of Terms
Table 5. Definitions of Terms
2101C–BDC–02/04
Term
BER
BW
DG
DNL
DP
FS MAX
FS MIN
FPBW
ENOB
IMD3
INL
JITTER
NPR
NRZ
ORT
Bit Error Rate
Full-power Input
Bandwidth
Differential Gain
Differential Non-
linearity
Differential Phase
Maximum Sampling
Frequency
Minimum Sampling
Frequency
Full Power Input
Bandwidth
Effective Number of
Bits
Inter Modulation
Distortion
Integral Non-linearity
Aperture Uncertainty
Noise Power Ratio
Non Return to Zero
Overvoltage
Recovery Time
ENOB
Description
Probability to exceed a specified error threshold for a sample. An error code is a code that
differs by more than ±4 LSB from the correct code
The analog input frequency at which the fundamental component in the digitally
reconstructed output has fallen by 3 dB with respect to its low frequency value (determined
by FFT analysis) for input at full-scale
The peak gain variation (in percent) at five different DC levels for an AC signal of 20% full-
scale peak to peak amplitude. F
The differential non-linearity for an output code (i) is the difference between the measured
step size of code (i) and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the
maximum value of all DNL (i). DNL error specification of less than 1 LSB guarantees that
there are no missing output codes and that the transfer function is monotonic
The peak phase variation (in degrees) at five different DC levels for an AC signal of 20% full-
scale peak to peak amplitude. F
Sampling frequency for which ENOB < 6 bits
Sampling frequency for which the ADC gain has fallen by 0.5 dB with respect to the gain
reference value. Performances are not guaranteed below this frequency
Analog input frequency at which the fundamental component in the digitally reconstructed
output waveform has fallen by 3 dB with respect to its low frequency value (determined by
FFT analysis) for input at full-scale -1 dB (-1 dBFS)
The two tones third order intermodulation distortion (IMD3) rejection is the ratio of either
input tone to the worst third order intermodulation products
The integral non-linearity for an output code (i) is the difference between the measured input
voltage at which the transition occurs and the ideal value of this transition.
INL (i) is expressed in LSBs, and is the maximum value of all INL (i)
The sample to sample variation in aperture delay. The voltage error due to jitter depends on
the slew rate of the signal at the sampling point
The NPR is measured to characterize the ADC’s performance in response to broad
bandwidth signals. When using a notch-filtered broadband white-noise generator as the
input to the ADC under test, the Noise-to-Power Ratio is defined as the ratio of the average
out-of-notch to the average in-notch power spectral density magnitudes for the FFT
spectrum of the ADC output sample test
When the input signal is larger than the upper bound of the ADC input range, the output code
is identical to the maximum code and the out-of-range bit is set to logic one. When the input
signal is smaller than the lower bound of the ADC input range, the output code is identical to
the minimum code, and the out-of-range bit is set to logic one (it is assumed that the input
signal amplitude remains within the absolute maximum ratings)
Time to recover 0.2% accuracy at the output, after a 150% full-scale step applied on the
input is reduced to midscale
=
SINAD 1.76
-------------------------------------------------------------------------- -
6.02
+
20
log
----------------
Fs
IN
IN
A
= 5 MHz (TBC)
= 5 MHz (TBC)
2
Where A is the actual input amplitude and V is the
full-scale range of the ADC under test
TS83102G0B
35

Related parts for TS83102G0B