MPC9352 Motorola, MPC9352 Datasheet - Page 10

• Manufacturer Part Number: MPC9352
• Description: 3.3V / 2.5V 1:11 LVCMOS ZERO DELAY CLOCK GENERATOR
• Manufacturer: Motorola

MPC9352
Power Supply Filtering
circuitry is naturally susceptible to random noise, especially if
this noise is seen on the power supply pins. Random noise
on the V
characteristics, for instance I/O jitter. The MPC9352 provides
separate power supplies for the output buffers (V
phase-locked loop (V
design technique is to isolate the high switching noise digital
outputs from the relatively sensitive internal analog
phase-locked loop. In a digital system environment where it is
more difficult to minimize noise on the power supplies a
second level of isolation may be required. The simple but
effective form of isolation is a power supply filter on the V
pin for the MPC9352. Figure 7. illustrates a typical power
supply filter scheme. The MPC9352 frequency and phase
stability is most susceptible to noise with spectral content in
the 100kHz to 20MHz range. Therefore the filter should be
designed to target this range. The key parameter that needs
to be met in the final filter design is the DC voltage drop
across the series filter resistor R
I
typically 3 mA (5 mA maximum), assuming that a minimum of
2.325V (V
V
Supply Filter” should have a resistance of 5–15W (V
or 9-10W (V
defined by the required filter characteristics: the RC filter
should provide an attenuation greater than 40 dB for noise
whose spectral content is above 100 kHz. In the example RC
filter shown in Figure 7. “V
cut-off frequency is around 3-5 kHz and the noise attenuation
at 100 kHz is better than 42 dB.
of an individual capacitor its overall impedance begins to look
inductive and thus increases with increasing frequency. The
parallel capacitor combination shown ensures that a low
impedance path to ground exists for frequencies well above
the bandwidth of the PLL. Although the MPC9352 has
several design features to minimize the susceptibility to
power supply noise (isolated power and grounds and fully
differential PLL) there still may be applications in which
overall performance is being degraded due to system power
CCA
MOTOROLA
CCA
The MPC9352 is a mixed analog/digital product. Its analog
The minimum values for R
As the noise frequency crosses the series resonant point
current (the current sourced through the V
pin. The resistor R
CC
CCA
Figure 7. V
CC
=3.3V or V
Ω
Ω
=2.5V) to meet the voltage drop criteria.
(PLL) power supply impacts the device
CCA
CCA
CC
F
) of the device. The purpose of this
=2.5V) must be maintained on the
CCA
shown in Figure 7. “V
Power Supply Filter
F
and the filter capacitor C
Power Supply Filter”, the filter
F
. From the data sheet the
Freescale Semiconductor, Inc.
For More Information On This Product,
µ
µ
MPC9352
CC
CCA
CCA
Go to: www.freescale.com
CC
) and the
=3.3V)
Power
pin) is
F
CCA
are
10
supply noise. The power supply filter schemes discussed in
this section should be adequate to eliminate power supply
noise related problems in most designs.
Using the MPC9352 in zero–delay applications
MPC9352. Designs using the MPC9352 as LVCMOS PLL
fanout buffer with zero insertion delay will show significantly
lower clock skew than clock distributions developed from
CMOS fanout buffers. The external feedback option of the
MPC9352 clock driver allows for its use as a zero delay
buffer. One example configuration is to use a ÷4 output as a
feedback to the PLL and configuring all other outputs to a
divide-by-4 mode. The propagation delay through the device
is virtually eliminated. The PLL aligns the feedback clock
output edge with the clock input reference edge resulting a
near zero delay through the device. The maximum insertion
delay of the device in zero-delay applications is measured
between the reference clock input and any output. This
effective delay consists of the static phase offset, I/O jitter
(phase or long-term jitter), feedback path delay and the
output-to-output skew error relative to the feedback output.
Calculation of part-to-part skew
where critical clock signal timing can be maintained across
several devices. If the reference clock inputs of two or more
MPC9352 are connected together, the maximum overall
timing uncertainty from the common CCLK input to any
output is:
components: static phase offset, output skew, feedback
board trace delay and I/O (phase) jitter:
specified. I/O jitter numbers for other confidence factors (CF)
can be derived from Table 11.
Nested clock trees are typical applications for the
The MPC9352 zero delay buffer supports applications
This maximum timing uncertainty consist of 4
Due to the statistical nature of I/O jitter a RMS value (1 s) is
t
SK(PP)
Figure 8. MPC9352 max. device-to-device skew
= t
( ∅)
+ t
SK(O)
∅
+ t
t
∅
PD, LINE(FB)
∅
∅
TIMING SOLUTIONS
+ t
JIT( ∅)
t

CF