MPC555 Motorola, MPC555 Datasheet

no-image

MPC555

Manufacturer Part Number
MPC555
Description
Microcontroller
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC5553MVF132
Manufacturer:
FREESCALE
Quantity:
201
Part Number:
MPC5553MVF132
Manufacturer:
FREESCAL
Quantity:
200
Part Number:
MPC5553MVR132
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC5553MVR132
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC5553MVZ132
Manufacturer:
OMRON
Quantity:
12
Part Number:
MPC5553MVZ132
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC5553MZP132
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC5553MZQ132
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC5553MZQ132
Quantity:
20
Part Number:
MPC5554AZP132
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC5554MVR132
Manufacturer:
CQC
Quantity:
30 000
Company:
Part Number:
MPC5554MVR132
Quantity:
265
Part Number:
MPC5554MZP112
Manufacturer:
FREESCALE
Quantity:
20 000
Product Brief
MPC555PB/D
Rev. 3, 2/2003
MPC555 Product Brief
This document provides an overview of the MPC555 microcontroller, including a block
diagram showing the major modular components and sections that list the major features. The
MPC555 member of the Motorola MPC500 RISC Microcontroller family.
1
The MPC555 device offers the following features:
PowerPC™ core with floating-point unit
26 Kbytes fast RAM and 6 Kbytes TPU microcode RAM
448 Kbytes Flash EEPROM with 5-V programming
5-V I/O system
Serial system: queued serial multi-channel module (QSMCM), dual CAN 2.0B
controller
modules (TouCAN
50-channel timer system: dual time processor units (TPU3), modular I/O system
(MIOS1)
32 analog inputs: dual queued analog-to-digital converters (QADC64)
Submicron HCMOS (CDR1) technology
272-pin plastic ball grid array (PBGA) packaging
40-MHz operation, -40 ° C to 125 ° C with dual supply (3.3 V, 5 V) (-55 ° C to 125 ° C
for the suffix A device)
32-bit architecture (PowerPC ISA architecture compliant)
Core performance measured at 52.7-Kbyte Dhrystones (v2.1) @ 40 MHz
Fully static, low power operation
Integrated double-precision floating-point unit
Precise exception model
MPC555
Device
Introduction
TM
)
Table 1. MPC555 Features
448 Kbytes
Flash
Code compression not supported
Code Compression

Related parts for MPC555

MPC555 Summary of contents

Page 1

... Product Brief MPC555PB/D Rev. 3, 2/2003 MPC555 Product Brief This document provides an overview of the MPC555 microcontroller, including a block diagram showing the major modular components and sections that list the major features. The MPC555 member of the Motorola MPC500 RISC Microcontroller family. Device MPC555 ...

Page 2

... Kbytes SRAM QADC QADC TPU3 DPTRAM 1.2 Key Features The MPC555 key features are explained in the following sections. 1.2.1 Four-Bank Memory Controller • Works with SRAM, EPROM, Flash EEPROM, and other peripherals • Byte write enables • 32-bit address decodes with bit masks ...

Page 3

... U-Bus System Interface Unit (USIU) • Clock synthesizer • Power management • Reset controller • MPC555 decrementer and time base • Real-time clock register • Periodic interrupt timer • Hardware bus monitor and software watchdog timer • Interrupt controller that supports up to eight external and eight internal interrupts • ...

Page 4

... Typical conversion time of 10 µs (100,000 samples per second) • Two conversion command queues of variable length • Automated queue modes initiated by: — External edge trigger/level gate — Software command • 64 result registers • Output data that is right- or left-justified, signed or unsigned • 5-V reference and range 4 MPC555 Product Brief MOTOROLA ...

Page 5

... Wakeup functions allow the CPU to run uninterrupted until either a true idle line is detected or a new address byte is received — External source clock for baud generation — Multiplexing of transmit data pins with discrete outputs and receive data pins with discrete inputs, allowing realization of a low-speed serial protocol MOTOROLA MPC555 Product Brief Key Features 5 ...

Page 6

... SRAM A (10 Kbytes SRAM B (16 Kbytes FFFF Figure 2. MPC555 Internal Memory Map 6 USIU Control Registers FLASH Module A (64 b ytes) FLASH Module B (64 b ytes) Res erved for USIU Control IMB3 Address Space DPTRAM Control ...

Page 7

... MPC555 Pinout Diagram Figure 3 shows the pinout for the MPC555. MOTOROLA Figure 3. MPC555 Pinout Diagram MPC555 Product Brief Key Features 7 ...

Page 8

... RCPU Reference Manual (RCPURM/AD) • Board Strategies for Ensuring Optimum Frequency Synthesizer Performance (AN1282/D) • Using the MIOS on the MPC555 Evaluation Board (AN1778/D) • Exception Table Relocation and Multi-Processor Address Mapping in the Embedded MPC5XX Family (AN1821/D) • Non-Volatile Memory Technology Overview (AN1837/D) • ...

Page 9

... THIS PAGE INTENTIONALLY LEFT BLANK MOTOROLA MPC555 Product Brief Key Features 9 ...

Page 10

... Key Features THIS PAGE INTENTIONALLY LEFT BLANK 10 MPC555 Product Brief MOTOROLA ...

Page 11

... THIS PAGE INTENTIONALLY LEFT BLANK MOTOROLA MPC555 Product Brief Key Features 11 ...

Page 12

... Motorola, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners. Motorola, Inc Equal Opportunity/Affirmative Action Employer. © Motorola, Inc. 2003 MPC555PB/D ...

Related keywords