XR16V794 Exar Corporation, XR16V794 Datasheet - Page 10
XR16V794
Manufacturer Part Number
XR16V794
Description
HIGH PERFORMANCE 2.25V TO 3.6V QUAD UART
Manufacturer
Exar Corporation
Datasheet
1.XR16V794.pdf
(53 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XR16V794IV-F
Manufacturer:
LT
Quantity:
1 500
Company:
Part Number:
XR16V794IV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
XR16V794IVTR-F
Manufacturer:
OMRON
Quantity:
12
XR16V794
HIGH PERFORMANCE 2.25V TO 3.6V QUAD UART WITH FRACTIONAL BAUD RATE
The transmit holding register is an 8-bit register providing a data interface to the host processor. The host
writes transmit data byte to the THR to be converted into a serial data stream including start-bit, data bits,
parity-bit and stop-bit(s). The least-significant-bit (Bit-0) becomes first data bit to go out. The THR is the input
register to the transmit FIFO of 64 bytes when FIFO operation is enabled by FCR bit-0. Every time a write
operation is made to the THR, the FIFO data pointer is automatically bumped to the next sequential data
location.
The host loads transmit data to THR one character at a time. The THR empty flag (LSR bit-5) is set when the
data byte is transferred to TSR. THR flag can generate a transmit empty interrupt (ISR bit-1) when it is enabled
by IER bit-1. The TSR flag (LSR bit-6) is set when TSR becomes completely empty.
The host may fill the transmit FIFO with up to 64 bytes of transmit data. The THR empty flag (LSR bit-5) is set
whenever the FIFO is empty. The THR empty flag can generate a transmit empty interrupt (ISR bit-1) when the
amount of data in the FIFO falls below its programmed trigger level. The transmit empty interrupt is enabled by
IER bit-1. The TSR flag (LSR bit-6) is set when TSR/FIFO becomes empty.
F
F
2.7.1
2.7.2
2.7.3
IGURE
IGURE
5. T
6. T
Transmit Holding Register (THR) - Write Only
Transmitter Operation in non-FIFO Mode
Transmitter Operation in FIFO Mode
RANSMITTER
RANSMITTER
16X or 8X Clock
Auto CTS Flow Control (CTS# pin)
(Xoff1/2 and Xon1/2 Reg.
Auto Software Flow Control
Flow Control Characters
16X or 8X Clock
O
O
PERATION IN NON
PERATION IN
Data
Byte
Data Byte
Transmit
Transmit Shift Register (TSR)
FIFO
-FIFO M
Transmit
Register
AND
Holding
(THR)
Transm it Data Shift Register
F
LOW
ODE
Transm it
FIFO
(TSR)
10
C
ONTROL
THR Interrupt (ISR bit-1)
Enabled by IER bit-1
M
THR Interrupt (ISR bit-1) falls
below the programmed Trigger
Level and then when becomes
empty. FIFO is Enabled by FCR
bit-0=1
ODE
M
S
B
TXNOFIFO1
L
S
B
T XF IF O 1
REV. 1.0.0